Electronic Components Datasheet Search
  English  ▼

X  

LTC4367 Datasheet(PDF) 19 Page - Analog Devices

Part # LTC4367
Description  Low Quiescent Current Surge Stopper with 9m廓 MOSFET
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC4367 Datasheet(HTML) 19 Page - Analog Devices

Back Button LTC4367 Datasheet HTML 15Page - Analog Devices LTC4367 Datasheet HTML 16Page - Analog Devices LTC4367 Datasheet HTML 17Page - Analog Devices LTC4367 Datasheet HTML 18Page - Analog Devices LTC4367 Datasheet HTML 19Page - Analog Devices LTC4367 Datasheet HTML 20Page - Analog Devices LTC4367 Datasheet HTML 21Page - Analog Devices LTC4367 Datasheet HTML 22Page - Analog Devices LTC4367 Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 24 page
background image
LTC4381
19
Rev. 0
For more information www.analog.com
APPLICATIONS INFORMATION
Figure 7. Surge Stopper with Output Clamped Below 60V with 100V/1A/400ms Overvoltage Protection
Design Example 2
A second design example has the following specifications:
VIN = 24VDC with a transient of 100V peak and a dura-
tion of 400ms like a load dump waveform, VOUT ≤ 60V,
load of 1A.
There are a few methods to clamp VOUT to less than 60V,
we can use the LTC4381-2 by connecting SEL pin to IN to
clamp VOUT to 47V. Or we can use a LTC4381-4 and clamp
VCC to <50V. A third method is to regulate VOUT directly
using a 56V Zener and NPN as shown in Figure 7. This
method gives a slightly tighter VOUT clamp at an expense
of more external components.
Since IN can goes as high as 100V, a clamp at VCC pin is
needed to limit it to <80V. Use Zener CMZ5945B as D1
which limits VCC to <68V.
The maximum current through R1 into D1 during tran-
sients is then calculated by Equation 28.
ID1 =
100V – 68V
100k
= 0.32mA
(28)
Power dissipated in D1 is 22mW.
RSNS
40m
R6
332k
R1
100k
RDRN
100k
R3
10
CTMR
4.7µF
COUT
22µF
D1
68V
CMZ5945B
IN
DRN
ON
VCC
SEL
GND
4381 F07
TMR
SRC
SNS
OUT
LTC4381-4
GATE
GFET
VIN
100VPK
R2
100
C2
47nF
VOUT
CLAMPED
AT 56.7V/1A
FLT
Q2
MMBT5551-7-F
D2
56V
CMZ5943B
R8
1k
R7
10k
RDRN is chosen to produce a current into the DRN pin of
less than 1mA, during the maximum overvoltage transient
event (Equation 29).
RDRN =
100V – 24V
1mA
= 76kΩ
(29)
100kΩ is chosen to give enough margin.
The MOSFET stress can be calculated using the prototyp-
ical transient waveform shown in Figure 3 using tr = 5ms,
VPK = 100V and τ = 200ms (Equation 30).
a
= VREG – VIN = 56.7V − 24V = 32.7V
b
= VPK – VIN = 100V − 24V = 76V
P t
= ILOAD
1
3
tr
(b
− a)3
b
+
1
2
τ 2a2In
b
a
+ 3a2 + b2 − 4ab
⎛
⎝⎜
⎞
⎠⎟
⎡
⎣
⎢
⎢
⎢
⎢
⎤
⎦
⎥
⎥
⎥
⎥
1/2
P t = 9.3W s
(30)
This is within the LTC4381 SOA limit of 10W√s.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com