Electronic Components Datasheet Search
  English  ▼

X  

MAX17823BGCV Datasheet(PDF) 23 Page - Maxim Integrated Products

Part # MAX17823BGCV
Description   12-Channel High-Voltage Data Acquisition System
PDF  121 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX17823BGCV Datasheet(HTML) 23 Page - Maxim Integrated Products

Back Button MAX17823BGCV Datasheet HTML 19Page - Maxim Integrated Products MAX17823BGCV Datasheet HTML 20Page - Maxim Integrated Products MAX17823BGCV Datasheet HTML 21Page - Maxim Integrated Products MAX17823BGCV Datasheet HTML 22Page - Maxim Integrated Products MAX17823BGCV Datasheet HTML 23Page - Maxim Integrated Products MAX17823BGCV Datasheet HTML 24Page - Maxim Integrated Products MAX17823BGCV Datasheet HTML 25Page - Maxim Integrated Products MAX17823BGCV Datasheet HTML 26Page - Maxim Integrated Products MAX17823BGCV Datasheet HTML 27Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 121 page
background image
________________________________________________________________________________________________________________________________________________________________
MAX17823B
12-Channel High-Voltage Data Acquisition System
www.maximintegrated.com
Maxim Integrated | 23
Acquisition Mode
The host enters the acquisition mode by writing a logic one to the SCAN bit in the SCANCTRL register. This write is
actually an automatic strobe of the bit since SCAN always reads logic zero. In daisy-chained devices, acquisitions
in up-stack devices are delayed by the propagation delay, tPROP, of the command packet through each device. The
acquisition is complete when the device sets the SCANDONE bit. The basic acquisition process is outlined below
with a detailed flowchart in Figure 8.
1. Disable HV charge pump
2. VBLKP conversion, if enabled
3. All enabled cell conversions (first)
a. ascending order (1 through 12) if pyramid mode or
b. descending order (12 through 1) if top-down mode
4. All enabled cell conversions (second)
a. descending order (12 through 1)
5. VBLKP conversion (second), if enabled
6. Diagnostic conversion (first), if enabled
7. Diagnostic conversion (second) if enabled
8. Enable HV charge pump for recovery period unless
a. OVSAMP[2:0] = 0 (no oversampling) or
b. all oversample measurements are complete
9. Repeat steps 1 through 8 until all oversamples are done
10. All enabled auxiliary conversions, ascending order (AUXIN1, AUXIN2)
11. Set SCANDONE bit
Oversampling
Oversampling mode performs multiple measurement cycles in a single acquisition and averages the samples in the
ALU to reduce the measurement noise and effectively increase the resolution of each measurement result. In
oversampling mode, acquisition times are proportional to the number of oversamples as shown in Table 8. The
number of oversamples can be configured from 4 to 128 by OVSAMPL[2:0] as shown in Table 7. The AUXIN
measurements are never oversampled, even in oversampling mode.
To add n bits of measurement resolution requires at least 22n oversamples. Since the ADC resolution is 12 bits, 13-
bit resolution requires at least 4 oversamples and to achieve the maximum 14-bit resolution requires at least 16
oversamples. Therefore with no oversampling, only the higher 12-bits of the measurement are statistically significant
and with 4 or 8 oversamples, only the higher 13 bits are statistically significant. Taking more than 16 oversamples
further reduces the measurement variation.
Of course with no oversampling, measurements can be averaged externally to achieve increased resolution but at
a higher computational cost for the host.
Acquisition Watchdog Timeout
If the acquisition does not finish within a predetermined time interval, the SCANTIMEOUT bit is set, the ADC logic
is reset, the ALU registers are cleared, and the measurement data registers are also cleared. In double-buffer mode
(DBLBUF = 1), the data registers are not cleared, however, once data is moved from the ALU registers to the data
registers, either automatically or manually (with the DATAMOVE bit), then data registers are cleared as a
consequence of the ALU register having been cleared. The acquisition watchdog timeout interval depends on the
oversampling configuration as shown in Table 7.
Table 7. Oversampling
OVSAMPL[2:0]
Oversamples
Theoretical Resolution
Acquisition Watchdog Timeout
000b (default)
0
12 bits
1.10ms
001b
4
13 bits
2.08ms
010b
8
13 bits
3.36ms
011b
16
14 bits
5.92ms
100b
32
14 bits
10.99ms
101b
64
14 bits
21.18ms
110b
128
14 bits
41.56ms
111b
128
14 bits
41.56ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com