Electronic Components Datasheet Search
  English  ▼

X  

WM8774IFT Datasheet(PDF) 15 Page - Wolfson Microelectronics plc

Part # WM8774IFT
Description  24 - bit, 192kHz 8 - Channel Input Stereo Codec
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8774IFT Datasheet(HTML) 15 Page - Wolfson Microelectronics plc

Back Button WM8774IFT Datasheet HTML 11Page - Wolfson Microelectronics plc WM8774IFT Datasheet HTML 12Page - Wolfson Microelectronics plc WM8774IFT Datasheet HTML 13Page - Wolfson Microelectronics plc WM8774IFT Datasheet HTML 14Page - Wolfson Microelectronics plc WM8774IFT Datasheet HTML 15Page - Wolfson Microelectronics plc WM8774IFT Datasheet HTML 16Page - Wolfson Microelectronics plc WM8774IFT Datasheet HTML 17Page - Wolfson Microelectronics plc WM8774IFT Datasheet HTML 18Page - Wolfson Microelectronics plc WM8774IFT Datasheet HTML 19Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 42 page
background image
Product Preview
WM8774
PP Rev 1.0 June 2002
15
BCLK
DOUT
ADCLRC
DIN
DACLRC
WM8774
CODEC
DVD
Controller
Figure 7 Slave Mode
In Master mode (MS=1) ADCLRC, DACLRC and BCLK are outputs from the WM8774 (Figure 8).
ADCLRC, DACLRC and BITCLK are generated by the WM8774. DIN is sampled by the WM8774 on
the rising edge of BCLK so the controller must output DAC data that changes on the falling edge of
BCLK. ADCDAT is output on DOUT and changes on the falling edge of BCLK. By setting control bit
BCLKINV the polarity of BCLK may be reversed so that DIN is sampled on the falling edge of BCLK
and DOUT changes on the rising edge of BCLK.
BCLK
DOUT
ADCLRC
DIN
DACLRC
WM8774
CODEC
DVD
Controller
Figure 8 Master Mode
AUDIO INTERFACE FORMATS
Audio data is applied to the internal DAC filters, or output from the ADC filters, via the Digital Audio
Interface. 5 popular interface formats are supported:
•
Left Justified mode
•
Right Justified mode
•
I
2S mode
•
DSP Early mode
•
DSP Late mode
All 5 formats send the MSB first and support word lengths of 16, 20, 24 and 32 bits, with the
exception of 32 bit right justified mode, which is not supported.
In left justified, right justified and I
2S modes, the digital audio interface receives DAC data on the DIN
inputs and outputs ADC data on DOUT. Audio Data for each stereo channel is time multiplexed with
ADCLRC/DACLRC indicating whether the left or right channel is present. ADCLRC/DACLRC is also
used as a timing reference to indicate the beginning or end of the data words.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com