| Electronic Components Datasheet Search |
|
TAS5828M Datasheet(PDF) 32 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS5828M Datasheet(HTML) 32 Page - Texas Instruments |
|
32 / 83 page ![]() 8.5.5.4 Overtemperature Shutdown (OTSD) The TAS5828M device continuesly monitors die temperature to ensure it does not exceed the over temperature threshold specified in Electrical Characteristics - OCETHRES. If an OTE event occurs, the fault GPIO is pulled low and I2C fault status is reported, then audio output trasfers to high empedance Hiz mode, signifying a fault. This is a latched error, and it requires I2C clear fault operation to restart audio playing. 8.5.5.5 PVDD Overvoltage and Undervoltage Error If the voltage presented on the PVDD supply rises over the OVETHRES(PVDD) or drops below the UVETHRES(PVDD) listed in Electrical Characteristics - Protection, the fault GPIO is pulled to low and I2C fault status is reported, then audio output transfers to high impedance Hiz mode. These are self-clearing error, which means that once PVDD level is back to normal operation, the device resumes audio playing. 8.5.5.6 PVDD Drop Detection TAS5828M not only provides PVDD Undervoltage Shutdown protection, but also optional PVDD drop detection. Based on internal PVDD real-time sensing voltage, TAS5828M is able to be configured to expected behavior, which could toggle pin10 PD_DET from high to low to indicate PVDD drops below specific level (default 8 V), and whether TAS5828M automatically goes into Hiz mode to shutdown audio output. All these settings is accessible through Register 0x04h and 0x05h. The purpose is to feedback PVDD voltage drop information through GPIO to user product control system, which is able to implement flexible protection strategy. For example, SOC could starts audio volume fade out process once PD_DET pin goes to low. This process could provide effective pop-click free control shutdown. 8.5.5.7 Clock Fault When a clock error is detected on incoming data clock, the TAS5828M device switches to an internal oscillator and continues to the driving DAC, whicl attenuating the data from the last known value. Once this process is completed, the DAC output is hard muted to ground and audio output stops. This non-latched clock fault status is reported I2C fault status, and device audomatically returns to play mode once correct clock is back. TAS5828M SLASEX7 – JUNE 2021 www.ti.com 32 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: TAS5828M |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |