ICS32852 datasheet(6/7 Pages) ICST

6 / 7 page

ICSSSTV32852

0513F—05/13/03

Notes: 1. CL incluces probe and jig capacitance.

2. IDD tested with clock and data inputs held at VDD or GND, and Io = 0mA.

3. All input pulses are supplied by generators having the following chareacteristics: PRR

≤10 MHz,

Zo=50

Ω, input slew rate = 1 V/ns ±20% (unless otherwise specified).

4. The outputs are measured one at a time with one transition per measurement.

5. VTT = VREF = VDDQ/2

6. VIH = VREF + 310mV (ac voltage levels) for differential inputs. VIH = VDD for LVCMOS input.

7. VIL = VREF -310mV (ac voltage levels) for differential inputs. VIL = GND for LVCMOS input.

8. tPLH and tPHL are the same as tpd

Test Point

Load Circuit

From Output

Under Test

C = 30 pF

(see Note 1)

VTT

R =

L 50Ω

LVCMOS

RESET#

Input

LVCMOS

RESET#

Input

V/2

tinact

tact

(see note 2)

IDDH

IDDL

10%

90%

Voltage and Current Waveforms

Inputs Active and Inactive Times

Voltage Waveforms - Propagation Delay Times

Parameter Measurement Information (V

= 2.5V ±0.2V)

Voltage Waveforms - Pulse Duration

Voltage Waveforms - Setup and Hold Times

V/2

VDD

VIH

VOH

VTT

VOH

VIH

VIL

VOL

VI(pp)

VIL

VREF

VICR

tPHL

V/2

VICR

Input

Timing

Input

Timing

Input

Output

ICS32852 Datasheet(PDF) 6 Page - Integrated Circuit Systems

ICS32852 Datasheet(HTML) 6 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7

Datasheet Download

Link URL