MPC7457 datasheet(3/12 Pages) NXP

3 / 12 page

MPC7457 Hardware Specification Addendum for the MPC74n7RXnnnnNx Series, Rev. 3

Freescale Semiconductor

General Parameters

Table 7 provides the power consumption for the MPC7457 part numbers described herein.

Table 7. Power Consumption for MPC7457

Processor (CPU) Frequency

Unit

Notes

600 MHz

733 MHz

867 MHz

1000 MHz

Full-Power Mode

Typical

5.3

6.3

7.3

8.3

1, 3

Maximum

7.9

9.1

10.3

11.5

1, 2

Doze Mode

Typical

—

———

Nap Mode

Typical

1.3

1, 2

Sleep Mode

Typical

1.2

1, 2

Deep Sleep Mode (PLL Disabled)

Typical

1.1

1, 3

Notes:

1. These values apply for all valid processor bus and L3 bus ratios. The values do not include I/O supply power (OVDD

and GVDD) or PLL supply power (AVDD). OVDD and GVDD power is system dependent, but is typically <5% of VDD

power. Worst case power consumption for AVDD < 3 mW.

2. Maximum power is the maximum measured at nominal VDD and maximum operating junction temperature (see Table 4)

while running an entirely cache-resident, contrived sequence of instructions which keep all the execution units

maximally busy.

3. Typical power is an average value measured at the nominal recommended VDD (see Table 4) and 65°C while running

the Dhrystone 2.1 benchmark and achieving 2.3 Dhrystone MIPs/MHz.

4. Doze mode is not a user-definable state; it is an intermediate state between full-power and either nap or sleep mode.

As a result, power consumption for this mode is not tested.

MPC7457 Datasheet(PDF) 3 Page - NXP Semiconductors

MPC7457 Datasheet(HTML) 3 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Datasheet Download

Link URL