AT90USB646 datasheet(277/434 Pages) ATMEL

277 / 434 page

277

7593A–AVR–02/06

AT90USB64/128

22.15 IN endpoint management

IN packets are sent by the USB device controller, upon an IN request from the host. All the data

can be written by the CPU, which acknowledge or not the bank when it is full.Overview

The Endpoint must be configured first.

The TXINI bit is set by hardware when the current bank becomes free. This triggers an interrupt

if the TXINE bit is set. The FIFOCON bit is set at the same time. The CPU writes into the FIFO

and clears the FIFOCON bit to allow the USB controller to send the data. If the IN Endpoint is

composed of multiple banks, this also switches to the next data bank. The TXINI and FIFOCON

bits are automatically updated by hardware regarding the status of the next bank.

TXINI shall always be cleared before clearing FIFOCON.

The RWAL bit always reflects the state of the current bank. This bit is set if the firmware can

write data to the bank, and cleared by hardware when the bank is full.

22.15.1

Detailed description

The data are written by the CPU, following the next flow:

• When the bank is empty, an endpoint interrupt (EPINTx) is triggered, if enabled (TXINE set)

and TXINI is set. The CPU can also poll TXINI or FIFOCON, depending the software

architecture choice,

• The CPU acknowledges the interrupt by clearing TXINI,

• The CPU can write the data into the current bank (write in UEDATX),

• The CPU can free the bank by clearing FIFOCON when all the data are written, that is:

DATA

(bank 0)

ACK

TXINI

FIFOCON

Example with 1 IN data bank

write data from CPU

BANK 0

Example with 2 IN data banks

DATA

(bank 0)

ACK

TXINI

FIFOCON

write data from CPU

BANK 0

DATA

(bank 1)

ACK

write data from CPU

BANK 0

write data from CPU

BANK 1

write data from CPU

BANK0

NAK

AT90USB646 Datasheet(PDF) 277 Page - ATMEL Corporation

AT90USB646 Datasheet(HTML) 277 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL