AT90USB646 datasheet(330/434 Pages) ATMEL

330 / 434 page

330

7593A–AVR–02/06

AT90USB64/128

(ADIF in ADCSRA is set). The internal voltage reference options may not be used if an external

reference voltage is being applied to the AREF pin.

• Bit 5 – ADLAR: ADC Left Adjust Result

The ADLAR bit affects the presentation of the ADC conversion result in the ADC Data Register.

Write one to ADLAR to left adjust the result. Otherwise, the result is right adjusted. Changing the

ADLAR bit will affect the ADC Data Register immediately, regardless of any ongoing conver-

sions. For a complete description of this bit, see “The ADC Data Register – ADCL and ADCH” on

page 332.

• Bits 4:0 – MUX4:0: Analog Channel Selection Bits

The value of these bits selects which combination of analog inputs are connected to the ADC.

These bits also select the gain for the differential channels. See Table 25-4 for details. If these

bits are changed during a conversion, the change will not go in effect until this conversion is

complete (ADIF in ADCSRA is set).

Table 25-3.

Voltage Reference Selections for ADC

REFS1

REFS0

Voltage Reference Selection

AREF, Internal Vref turned off

CC with external capacitor on AREF pin

Reserved

Internal 2.56V Voltage Reference with external capacitor on AREF pin

Table 25-4.

Input Channel and Gain Selections

MUX4..0

Single Ended

Input

Positive Differential

Input

Negative Differential

Input

Gain

00000

ADC0

N/A

00001

ADC1

00010

ADC2

00011

ADC3

00100

ADC4

00101

ADC5

00110

ADC6

00111

ADC7

AT90USB646 Datasheet(PDF) 330 Page - ATMEL Corporation

AT90USB646 Datasheet(HTML) 330 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL