Electronic Components Datasheet Search
  English  ▼

X  

AT90USB646 Datasheet(PDF) 383 Page - ATMEL Corporation

Part # AT90USB646
Description  Microcontroller with 64/128K Bytes of ISP Flash and USB Controller
PDF  434 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT90USB646 Datasheet(HTML) 383 Page - ATMEL Corporation

Back Button AT90USB646 Datasheet HTML 379Page - ATMEL Corporation AT90USB646 Datasheet HTML 380Page - ATMEL Corporation AT90USB646 Datasheet HTML 381Page - ATMEL Corporation AT90USB646 Datasheet HTML 382Page - ATMEL Corporation AT90USB646 Datasheet HTML 383Page - ATMEL Corporation AT90USB646 Datasheet HTML 384Page - ATMEL Corporation AT90USB646 Datasheet HTML 385Page - ATMEL Corporation AT90USB646 Datasheet HTML 386Page - ATMEL Corporation AT90USB646 Datasheet HTML 387Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 383 / 434 page
background image
383
7593A–AVR–02/06
AT90USB64/128
29.8 Serial Programming Pin Mapping
Figure 29-10. Serial Programming and Verify(1)
Notes:
1. If the device is clocked by the internal Oscillator, it is no need to connect a clock source to the
XTAL1 pin.
2. V
CC - 0.3V < AVCC < VCC + 0.3V, however, AVCC should always be within 1.8 - 5.5V
When programming the EEPROM, an auto-erase cycle is built into the self-timed programming
operation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase
instruction. The Chip Erase operation turns the content of every memory location in both the
Program and EEPROM arrays into 0xFF.
Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periods
for the serial clock (SCK) input are defined as follows:
Low: > 2 CPU clock cycles for f
ck < 12 MHz, 3 CPU clock cycles for fck >= 12 MHz
High: > 2 CPU clock cycles for f
ck < 12 MHz, 3 CPU clock cycles for fck >= 12 MHz
29.8.1
Serial Programming Algorithm
When writing serial data to the AT90USB64/128, data is clocked on the rising edge of SCK.
When reading data from the AT90USB64/128, data is clocked on the falling edge of SCK. See
Figure 29-11 for timing details.
To program and verify the AT90USB64/128 in the serial programming mode, the following
sequence is recommended (See four byte instruction formats in Table 29-16):
Table 29-14. Pin Mapping Serial Programming
Symbol
Pins
(TQFP-100)
Pins
(TQFP-64)
I/O
Description
PDI
PB2
PE0
I
Serial Data in
PDO
PB3
PE1
O
Serial Data out
SCK
PB1
PB1
I
Serial Clock
VCC
GND
XTAL1
SCK
PDO
PDI
RESET
+1.8 - 5.5V
AVCC
+1.8 - 5.5V
(2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com