| Electronic Components Datasheet Search |
|
DS2187 Datasheet(PDF) 7 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
DS2187 Datasheet(HTML) 7 Page - Maxim Integrated Products |
|
7 / 10 page ![]() DS2187 7 of 10 ANALOG ELECTRICAL CHARACTERISTICS (0 °C to 70°C; VDD = 5.0V ± 5%) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Clock Acquisition tLOCK 50 ms 1 RTIP, RRING Minimum Sensitivity VTHRES .4 .6 Vpk 2 FLL Loop Bandwidth fBW 50 Hz 3 Capture Range fCAP ± 6 % 4 Input Jitter Tolerance JIN 200 UI 5 NOTES: 1. Time from reappearance of a valid signal at RPOS and RNEG to a LOCK=1. 2. Minimum peak voltage necessary for proper processing of signal. 3. Loop bandwidth when in lock (LOCK=1). 4. When out of lock (LOCK=0), measured as a percent of incoming clock frequency. 5. Maximum input jitter in unit intervals at 10 Hz. CAPACITANCE (TA = 25 °C) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Input Capacitance CIN 5pF Output Capacitance COUT 7 pF AC ELECTRICAL CHARACTERISTICS (0 °C to 70°C; VDD = 5.0V ± 5%) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES RCLK Period tRCLK 594 648 702 ns 1,3 RCLK Period tRCLK 445 488 530 ns 2,3 RCLK Pulse Width tRWH, tRWL 324 ns 1 RCLK Pulse Width tRWH, tRWL 244 ns 2 RCLK Rise and Fall Times tR, tF 20 ns Propagation delay RCLK TO RPOS, RNEG tPRD 75 ns Propagation delay RCLK to BPV, RCL, AIS tPRA 75 ns RAIS Setup tSU, tHD 50 ns |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |