Electronic Components Datasheet Search
  English  ▼

X  

DS2143 Datasheet(PDF) 19 Page - Maxim Integrated Products

Part # DS2143
Description  E1 Controller
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS2143 Datasheet(HTML) 19 Page - Maxim Integrated Products

Back Button DS2143 Datasheet HTML 15Page - Maxim Integrated Products DS2143 Datasheet HTML 16Page - Maxim Integrated Products DS2143 Datasheet HTML 17Page - Maxim Integrated Products DS2143 Datasheet HTML 18Page - Maxim Integrated Products DS2143 Datasheet HTML 19Page - Maxim Integrated Products DS2143 Datasheet HTML 20Page - Maxim Integrated Products DS2143 Datasheet HTML 21Page - Maxim Integrated Products DS2143 Datasheet HTML 22Page - Maxim Integrated Products DS2143 Datasheet HTML 23Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 44 page
background image
DS2143/DS2143Q
19 of 44
SR2: STATUS REGISTER 2 (Address=07 Hex)
(MSB)
(LSB)
RMF
RAF
TMF
SEC
TAF
LOTC
RCMF
LORC
SYMBOL
POSITION
NAME AND DESCRIPTION
RMF
SR2.7
Receive CAS Multiframe. Set every 2 ms (regardless if CAS
signaling is enabled or not) on receive multiframe boundaries.
Used to alert the host that signaling data is available.
RAF
SR2.6
Receive Align Frame. Set every 250
µs at the beginning of
align frames. Used to alert the host that Si and Sa bits are
available in the RAF and RNAF registers.
TMF
SR2.5
Transmit Multiframe. Set every 2 ms (regardless if CRC4 is
enabled) on transmit multiframe boundaries. Used to alert the
host that signaling data needs to be updated.
SEC
SR2.4
One-Second Timer. Set on increments of 1 second based on
RCLK.
TAF
SR2.3
Transmit Align Frame. Set every 250
µs at the beginning of
align frames. Used to alert the host that the TAF and TNAF
registers need to be updated.
LOTC
SR2.2
Loss of Transmit Clock. Set when the TCLK pin has not
transitioned for one channel time (or 3.9
µs). Will force pin 34
high if enabled via TCR2.0. Based on RCLK.
RCMF
SR2.1
Receive
CRC4
Multiframe.
Set
on
CRC4
multiframe
boundaries; will continue to be set every 2 ms on an arbitrary
boundary if CRC4 is disabled.
LORC
SR2.0
Loss of Receive Clock. Set when the RCLK pin has not
transitioned for at least 2
µs (3 µs ±1 µs).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com