| Electronic Components Datasheet Search |
|
DS2143 Datasheet(PDF) 34 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
DS2143 Datasheet(HTML) 34 Page - Maxim Integrated Products |
|
34 / 44 page ![]() DS2143/DS2143Q 34 of 44 TRANSMIT SIDE TIMING NOTES: 1. TSYNC in the frame mode (TCR1.1=0). 2. TSYNC in the multiframe mode (TCR1.1=1). 3. TLINK is programmed to source only the Sa4 bit. 4. This diagram assumes both the CAS MF and the CRC4 begin with the align frame. LINE INTERFACE CONTROL TIMING NOTES: 1. A write to CRB1 will cause the DS2143 to output this sequence. 2. A write to CRB2 will cause the DS2143 to output this sequence. 3. Timing numbers are based on RCLK=2.048 MHz with 50% duty cycle. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |