Electronic Components Datasheet Search
  English  ▼

X  

MSM7660 Datasheet(PDF) 13 Page - OKI electronic componets

Part # MSM7660
Description  Digital Video Decoder (NTSC/PAL Compatible)
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OKI [OKI electronic componets]
Direct Link  http://www.oki.com
Logo OKI - OKI electronic componets

MSM7660 Datasheet(HTML) 13 Page - OKI electronic componets

Back Button MSM7660 Datasheet HTML 9Page - OKI electronic componets MSM7660 Datasheet HTML 10Page - OKI electronic componets MSM7660 Datasheet HTML 11Page - OKI electronic componets MSM7660 Datasheet HTML 12Page - OKI electronic componets MSM7660 Datasheet HTML 13Page - OKI electronic componets MSM7660 Datasheet HTML 14Page - OKI electronic componets MSM7660 Datasheet HTML 15Page - OKI electronic componets MSM7660 Datasheet HTML 16Page - OKI electronic componets MSM7660 Datasheet HTML 17Page - OKI electronic componets Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 35 page
background image
¡ Semiconductor
MSM7660
13/35
of whether a jitter exists or not. Some VTR may disturb synchronization.
5.
Epilogue Block
The Epilogue Block outputs UV signals from the chrominance block and Y signals from the
luminance block in the format based on the signal obtained by setting of the control register.
In this block, the following modes can be selected.
1) Display of blue back when synchronization fails.
OFF
ON*
2) Output signal Y/CbCr format select
YCbCr
4 : 1 : 1
YCbCr
4 : 2 : 2*
The chrominance signal (U, V component) outputs Cb and Cr data to the C pin in an output
format described later.
3) Selection of 8-bit chroma signal output format
Offset binary*
2's Complement
4) Output pin enable select
High impedance
Output enable*
The Epilogue Block has a high impedance priority cascade control function to enable the bus
connection of output signals. The target tristate buses are Y, C, HSYNC_L and VSYNC_L, and
this block makes an output enable instruction for these signals
5) Luminance signal phase adjustment
normal*
forward 1 clock
backward 1 clock
6) Chrominance signal phase adjustment
normal*
forward 1 clock
backward 1 clock
6.
I2C Control Block
This is the serial interface block based on the I2C standard of Phillips Corporation.
This block functions only as a Slave-Receiver.
The external control can set the internal registers (MRA, MRB, HSYT, etc.).
7.
Test Control Block
This block is used to test this LSI. Normally it is not used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com