www.ti.com

PACKAGE OUTLINE

C

TYP

10.63

9.97

2.65 MAX

14X 1.27

16X

0.51

0.31

2X

8.89

TYP

0.33

0.10

0 - 8

0.3

0.1

(1.4)

0.25

GAGE PLANE

1.27

0.40

A

NOTE 3

10.5

10.1

B

NOTE 4

7.6

7.4

4220721/A 07/2016

SOIC - 2.65 mm max height

DW0016A

SOIC

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing

per ASME Y14.5M.

2. This drawing is subject to change without notice.

3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

exceed 0.15 mm, per side.

4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

5. Reference JEDEC registration MS-013.

1

16

0.25

C A B

9

8

PIN 1 ID

AREA

SEATING PLANE

0.1 C

SEE DETAIL A

TYPICAL

DETAIL A

SCALE 1.500

www.ti.com

EXAMPLE BOARD LAYOUT

0.07 MAX

ALL AROUND

0.07 MIN

ALL AROUND

(9.3)

14X (1.27)

R0.05 TYP

16X (2)

16X (0.6)

4220721/A 07/2016

SOIC - 2.65 mm max height

DW0016A

SOIC

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

METAL

SOLDER MASK

OPENING

NON SOLDER MASK

DEFINED

SOLDER MASK DETAILS

OPENING

SOLDER MASK

METAL

SOLDER MASK

DEFINED

SCALE:7X

LAND PATTERN EXAMPLE

SYMM

1

8

9

16

SEE

DETAILS

SYMM

www.ti.com

ISO6760L

SLLSFO3 – DECEMBER 2021

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

33

Product Folder Links: ISO6760L