 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
INA230 Datasheet(PDF) 20 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
INA230 Datasheet(HTML) 20 Page - Texas Instruments |
|
|
20 / 44 page  Register bytes are sent most-significant byte first, followed by the least significant byte. Frame 1 Two-Wire Target Address Byte (1) Frame 2 Register Pointer Byte Start By Controller ACK By Target ACK By Target 1 9 1 ACK By Target 1 D15 D14 D13 D12 D11 D10 D9 D8 9 9 SDA SCL 1 0 0 A3 A2 A1 A0 R/W P7 P6 P5 P4 P3 P2 P1 P0 Frame 4 Data LSByte Frame 3 Data MSByte ACK By Target Stop By Controller 1 D7 D6 D5 D4 D3 D2 D1 D0 9 (1) The value of the Target Address byte is determined by the setting of the address pins. Refer to Table 8-2. (2) The device does not support packet error checking (PEC) or perform clock stretching. Figure 8-4. Timing Diagram for Write Word Format Frame 1 Two-Wire Target Address Byte (1) Frame 2 Data MSByte (2) 1 Start By Controller ACK By Target ACK By Controller From Target 1 9 1 9 SDA SCL 0 0 A3 R/W D15 D14 D13 D12 D11 D10 D9 D8 A2 A1 A0 Frame 3 Data LSByte (2) Stop No ACK By (3) Controller From Target 1 9 D7 D6 D5 D4 D3 D2 D1 D0 (1) The value of the Target Address byte is determined by the setting of the address pins. Refer to Table 8-2. (2) Read data is from the last register pointer location. If a new register is desired, the register pointer must be updated. See Figure 8-7. (3) ACK by the controller can also be sent. (4) The device does not support packet error checking (PEC) or perform clock stretching. Figure 8-5. Timing Diagram for Read Word Format Figure 8-6 shows the timing diagram for the SMBus Alert response operation. Figure 8-7 shows a typical register pointer configuration. Frame 1 SMBus ALERT Response Address Byte Frame 2 Target Address Byte (1) Start By Controller ACK By Target From Target NACK By Controller Stop By Controller 1 9 1 9 SDA SCL ALERT 0 0 0 1 1 0 0 R/W 1 0 0 A3 A2 A1 A0 0 (1) The value of the Target Address byte is determined by the setting of the address pins. Refer to Table 8-2. Figure 8-6. Timing Diagram for SMBus ALERT INA230 SBOS601A – FEBRUARY 2012 – REVISED DECEMBER 2021 www.ti.com 20 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: INA230 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
