Electronic Components Datasheet Search
  English  ▼

X  

AD7658 Datasheet(PDF) 9 Page - Analog Devices

Part # AD7658
Description  250 kSPS, 6-Channel,Simultaneous Sampling, Bipolar 12/14/16-Bit ADC
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7658 Datasheet(HTML) 9 Page - Analog Devices

Back Button AD7658 Datasheet HTML 5Page - Analog Devices AD7658 Datasheet HTML 6Page - Analog Devices AD7658 Datasheet HTML 7Page - Analog Devices AD7658 Datasheet HTML 8Page - Analog Devices AD7658 Datasheet HTML 9Page - Analog Devices AD7658 Datasheet HTML 10Page - Analog Devices AD7658 Datasheet HTML 11Page - Analog Devices AD7658 Datasheet HTML 12Page - Analog Devices AD7658 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 25 page
background image
Preliminary Technical Data
AD7658/AD7657/AD7656
Rev. PrI | Page 9 of 25
TIMING SPECIFICATIONS1
Table 4. AVCC = 4.5 V to 5.5 V, VDD = 9.5 V to 16.5 V, VSS = -9.5 V to -16.5V, VDRIVE = 2.7V to 5.25V; TA = TMIN to TMAX, unless
otherwise noted
Limit at TMIN, TMAX
Parameter
5 V
Unit
Description
Parallel Mode
tCONVERT
3
µs typ
Conversion Time, Internal Clock
tQUIET
400
ns min
Minimum quiet time required between bus relinquish and start of next conversion
t1
3
ns min
CONVST high to BUSY high
Twake-up
TBD
ns typ
STBY rising edge to CONVST rising edge
Write Operation
t13
0
ns min
CS to WR setup time
t14
0
ns min
CS to WR Hold time
t12
20
ns min
WR Pulse width
t15
5
ns min
Data setup time before WR rising edge
t12/14/16
5
ns min
Data hold after WR rising edge
Read Operation
t2
0
ns min
BUSY to RD Delay
t3
0
ns min
CS to RD setup time
t4
0
ns min
CS to RD Hold time
t5
30
ns min
RD Pulse width
t6
30
ns max
Data access time after RD falling edge
t7
15
ns min
Bus relinquish time after RD rising edge
25
ns max
t9
20
ns min
Minimum time between reads
Serial Interface
fSCLK
20
MHz max
Frequency of Serial Read Clock
t17
10
ns max
CS to SCLK setup time
t18
15
ns max
Delay from CS until SDATA three-state disabled
t19
20
ns max
Data access time after SCLK rising edge
t20
0.4 tSCLK
ns min
SCLK low pulse width
t21
0.4 tSCLK
ns min
SCLK high pulse width
t22
5
ns min
SCLK to data valid hold time
t23
30
ns max
CS rising edge to SDATA high impedance
200
µAI
OL
200
µAI
OH
1.6V
TO OUTPUT
PIN
CL
50pF
Figure 2. Load Circuit for Digital Output Timing Specification
1 Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com