PTN3361C

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

Product data sheet

Rev. 1.1 — 28 July 2015

21 of 30

NXP Semiconductors

PTN3361C

HDMI/DVI level shifter supporting 1.65 Gbit/s operation

[4]

This differential skew budget is in addition to the skew presented between IN_D+ and IN_D

 paired input pins.

[5]

This lane-to-lane skew budget is in addition to skew between differential input pairs.

[6]

Jitter budget for differential signals as they pass through the level shifter.

11.3 HPD_SINK input, HPD_SOURCE output

[1]

Low-speed input changes state on cable plug/unplug.

[2]

Time from HPD_SINK changing state to HPD_SOURCE changing state. Includes HPD_SOURCE rise/fall time.

[3]

[4]

Guarantees HPD_SINK is LOW when no display is plugged in.

11.4 OE_N, DDC_EN and DDET inputs

[1]

Table 13.

HPD characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

HIGH-level input voltage

HPD_SINK

[1] 2.0

5.0

5.3

V

LOW-level input voltage

HPD_SINK

0

-

0.8

V

input leakage current

HPD_SINK

-

-

15

A

HIGH-level output voltage

HPD_SOURCE

2.5

-

V

LOW-level output voltage

HPD_SOURCE

0

-

0.2

V

propagation delay

from HPD_SINK to HPD_SOURCE;

50 % to 50 %

[2] --

200

ns

transition time

HPD_SOURCE rise/fall; 10 % to 90 %

[3] 1

-

20

ns

pull-down resistance

HPD_SINK input pull-down resistor

[4] 100

200

300

k



Table 14.

OE_N, DDC_EN input characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

HIGH-level input voltage

2.0

-

V

LOW-level input voltage

-

0.8

V

input leakage current

OE_N pin

[1] --10

A