AD9162 datasheet(73/144 Pages) AD

73 / 144 page

Data Sheet

AD9161/AD9162

Rev. D | Page 73 of 73

INTERRUPT REQUEST OPERATION

The AD9161/AD9162 provide an interrupt request output

signal (IRQ) on Ball G1 (8 mm × 8 mm package) or Ball G4

(11 mm × 11 mm package) that can be used to notify an external

host processor of significant device events. On assertion of the

interrupt, query the device to determine the precise event that

occurred. The IRQ pin is an open-drain, active low output. Pull

the IRQ pin high, external to the device. This pin can be tied to

the interrupt pins of other devices with open-drain outputs to

wire; OR these pins together.

Figure 175 shows a simplified block diagram of how the IRQ

blocks works. If IRQ_EN is low, the INTERRUPT_SOURCE

signal is set to 0. If IRQ_EN is high, any rising edge of EVENT

causes the INTERRUPT_SOURCE signal to be set high. If any

INTERRUPT_SOURCE signal is high, the IRQ pin is pulled

low. INTERRUPT_SOURCE can be reset to 0 by either an

IRQ_RESET signal or a DEVICE_RESET signal.

Depending on the STATUS_MODE signal, the EVENT_STATUS

bit reads back an event signal or INTERRUPT_SOURCE signal.

The AD9161/AD9162 have several IRQ register blocks that can

monitor up to 75 events (depending on device configuration).

Certain details vary by IRQ register block as described in Table 39.

Table 40 shows the source registers of the IRQ_EN, IRQ_RESET,

and STATUS_MODE signals in Figure 175, as well as the address

where EVENT_STATUS is read back.

Table 39. IRQ Register Block Details

Event

Reported

EVENT_STATUS

0x020, 0x024

Per chip

INTERRUPT_SOURCE if

IRQ is enabled; if not, it

is the event signal

0x4B8 to 0x4BB; 0x470

to 0x473

Per link and

lane

INTERRUPT_SOURCE if

IRQ is enabled; if not, 0

INTERRUPT SERVICE ROUTINE

Interrupt request management starts by selecting the set of event

flags that require host intervention or monitoring. Enable the

events that require host action so that the host is notified when

they occur. For events requiring host intervention upon IRQ

activation, run the following routine to clear an interrupt request:

Read the status of the event flag bits that are being monitored.

Disable the interrupt by writing 0 to IRQ_EN.

Read the event source.

Perform any actions that may be required to clear the cause

of the event. In many cases, no specific actions may be

required.

Verify that the event source is functioning as expected.

Clear the interrupt by writing 1 to IRQ_RESET.

Enable the interrupt by writing 1 to IRQ_EN.

IRQ_EN

EVENT

DEVICE_RESET

EVENT_STATUS

INTERRUPT_SOURCE

IRQ_EN

STATUS_MODE

OTHER

INTERRUPT

SOURCES

IRQ

IRQ_RESET

Figure 175. Simplified Schematic of IRQ Circuitry

Table 40. IRQ Register Block Address of IRQ Signal Details

Address of IRQ Signals

IRQ_EN

IRQ_RESET

STATUS_MODE1

EVENT_STATUS

0x020, 0x024

0x020; R/W per chip

0x024; W per chip

STATUS_MODE = IRQ_EN

0x024; R per chip

0x4B8 to 0x4BB

0x4B8, 0x4B9; W per error type

0x4BA, 0x4BB; W per error type

N/A, STATUS_MODE = 1

0x4BA, 0x4BB; R per chip

0x470 to 0x473

0x470 to 0x473; W per error type

0x470 to 0x473; W per link

N/A, STATUS_MODE = 1

0x470 to 0x473; R per link

1 N/A means not applicable.

AD9162 Datasheet(PDF) 73 Page - Analog Devices

AD9162 Datasheet(HTML) 73 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL