71M6545 datasheet(88/133 Pages) MAXIM

88 / 133 page

71M6545/71M6545H Data Sheet

5.2

I/O RAM Map – Alphabetical Order

Table 61 lists I/O RAM bits and registers in alphabetical order.

Bits with a write direction (W in column Dir) are written by the MPU into configuration RAM. Typically, they are initially stored in flash memory and

copied to the configuration RAM by the MPU. Some of the more frequently programmed bits are mapped to the MPU SFR memory space. The

remaining bits are mapped to the address space 0x2XXX. Bits with R (read) direction can be read by the MPU. Columns labeled Rst and Wk

describe the bit values upon reset and wake, respectively. No entry in one of these columns means the bit is either read-only or is powered by the

NV supply and is not initialized. Write-only bits return zero when they are read.

Locations that are shaded in grey are non-volatile (i.e., battery-backed).

Table 61: I/O RAM Map – Alphabetical Order

Name

Location

Rst Wk Dir Description

ADC_E

2704[4]

0 R/W Enables ADC and VREF. When disabled, reduces bias current.

ADC_DIV

2200[5]

0 R/W

ADC_DIV controls the rate of the ADC and FIR clocks.

The ADC_DIV setting determines whether MCK is divided by 4 or 8:

0 = MCK/4

1 = MCK/8

The resulting ADC and FIR clock is as shown below.

PLL_FAST = 0

PLL_FAST = 1

MCK

6.291456 MHz

19.660800 MHz

ADC_DIV = 0

1.572864 MHz

4.9152 MHz

ADC_DIV = 1

0.786432 MHz

2.4576 MHz

BCURR

2704[3]

0 R/W Connects a 100 µA load to the battery (VBAT_RTC pin).

BSENSE[7:0]

2885[7:0]

–

The result of the VBAT_RTC pin measurement. See 2.5.7 71M6545/H Battery Monitor

on page 55.

CE_E

2106[0]

0 R/W CE enable.

CE_LCTN[5:0]

2109[5:0]

31 31 R/W CE program location. The starting address for the CE program is 1024*CE_LCTN.

CHIP_ID[15:8]

CHIP_ID[7:0]

2300[7:0]

2301[7:0]

These bytes contain the chip identification.

CHOP_E[1:0]

2106[3:2]

0 R/W

Chop enable for the reference bandgap circuit. The value of CHOP changes on the

rising edge of the internal MUXSYNC signal according to the value in CHOP_E[1:0]:

00 = toggle1 01 = positive 10 = reversed 11 = toggle

1except at the mux sync edge at the end of an accumulation interval.

71M6545 Datasheet(PDF) 88 Page - Maxim Integrated Products

71M6545 Datasheet(HTML) 88 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL