 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PCA8530DUG/DA Datasheet(PDF) 52 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCA8530DUG/DA Datasheet(HTML) 52 Page - NXP Semiconductors |
|
|
52 / 103 page  PCA8530 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved. Product data sheet Rev. 2 — 25 September 2014 52 of 103 NXP Semiconductors PCA8530 Automotive 102 x 4 Chip-On-Glass LCD segment driver Storage is allowed only when the content of the device address register matches with the hardware device address applied to A0 and A1 (see Section 8.2.3). If the content of the device address register and the hardware device address do not match, then data storage is inhibited but the data pointer is incremented as if data storage had taken place. 8.14.2 RAM filling For the following examples showing the RAM filling patterns, it is assumed that the bits shown in Table 38 are transferred to the RAM. 8.14.2.1 RAM filling in static drive mode In the static drive mode, the eight transmitted data bits are placed in eight successive display RAM columns in row 0 (see Table 39). In order to fill the whole RAM row, 13 bytes must be sent to the PCA8530. Any data bits that spill over the RAM and additional data bytes sent are discarded. 8.14.2.2 RAM filling in 1:2 multiplex drive mode In the 1:2 multiplex drive mode the eight transmitted data bits are placed in four successive display RAM columns of two rows (see Table 40). In order to fill the whole two RAM rows 26 bytes need to be sent to the PCA8530. Any data bits that spill over the RAM and additional data bytes sent are discarded. Table 38. Bit scheme used to illustrate the RAM filling patterns Bit 7 MSB 6 5 4 3 2 1 0 LSB Byte 1 aa7 aa6 aa5 aa4 aa3 aa2 aa1 aa0 2 ab7 ab6 ab5 ab4 ab3 ab2 ab1 ab0 : : : ::::: : 51 by7 by6 by5 by4 by3 by2 by1 by0 Table 39. RAM filling in static drive mode RAM row/ backplane output (COM) RAM column/Segment output (S) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 : 99 100 101 0 aa7 aa6 aa5 aa4 aa3 aa2 aa1 aa0 ab7 ab6 ab5 ab4 ab3 ab2 ab1 ab0 : am4 am3 am2 1 ----------------: - - - 2 ----------------: - - - 3 ----------------: - - - Table 40. RAM filling in 1:2 multiplex drive mode RAM row/ backplane output (COM) RAM column/Segment output (S) 0 1 2 3 4 5 6 7 : 99 100 101 0 aa7 aa5 aa3 aa1 ab7 ab5 ab3 ab1 : ay1 az7 az5 1 aa6 aa4 aa2 aa0 ab6 ab4 ab2 ab0 : ay0 az6 az4 2 -- - - -- -- : --- 3 -- - - -- -- : --- |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
