Electronic Components Datasheet Search
  English  ▼

X  

PCA8530DUG/DA Datasheet(PDF) 82 Page - NXP Semiconductors

Part # PCA8530DUG/DA
Description  Automotive 102 x 4 Chip-On-Glass LCD segment driver
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA8530DUG/DA Datasheet(HTML) 82 Page - NXP Semiconductors

Back Button PCA8530DUG/DA Datasheet HTML 78Page - NXP Semiconductors PCA8530DUG/DA Datasheet HTML 79Page - NXP Semiconductors PCA8530DUG/DA Datasheet HTML 80Page - NXP Semiconductors PCA8530DUG/DA Datasheet HTML 81Page - NXP Semiconductors PCA8530DUG/DA Datasheet HTML 82Page - NXP Semiconductors PCA8530DUG/DA Datasheet HTML 83Page - NXP Semiconductors PCA8530DUG/DA Datasheet HTML 84Page - NXP Semiconductors PCA8530DUG/DA Datasheet HTML 85Page - NXP Semiconductors PCA8530DUG/DA Datasheet HTML 86Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 103 page
background image
PCA8530
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 25 September 2014
82 of 103
NXP Semiconductors
PCA8530
Automotive 102 x 4 Chip-On-Glass LCD segment driver
15.2.2 Device synchronization
The SYNC0 and SYNC1 lines are provided to maintain the correct synchronization
between all cascaded PCA8530. (SYNC1 must not be connected when using an
externally supplied VLCD.) This synchronization is guaranteed after the Power-On Reset
(POR). SYNC0 and SYNC1 are organized as input/output pins.
Both, the internally generated clock frequency or, alternatively, an externally supplied
clock signal can be used in cascaded applications.
In cascaded applications that use the internal clock, the master PCA8530 with device
address A[1:0] = 00 must have the OSC pin connected to VSS1 and the COE bit is set
logic 1, so that this device uses its internal clock to generate a clock signal at the CLK pin.
(1) Is master (A0 connected to VSS1).
(2) Is slave (A0 connected to VDD1).
Fig 57. Cascaded configuration with two PCA8530 with internal VLCD and external clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com