Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADC3663 Datasheet(PDF) 42 Page - Texas Instruments

Click here to check the latest version.
Part # ADC3663
Description  ADC366x 16-Bit, 0.5-MSPS to 65-MSPS, Low-Noise, Low Power, Dual-Channel ADC
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADC3663 Datasheet(HTML) 42 Page - Texas Instruments

Back Button ADC3663 Datasheet HTML 38Page - Texas Instruments ADC3663 Datasheet HTML 39Page - Texas Instruments ADC3663 Datasheet HTML 40Page - Texas Instruments ADC3663 Datasheet HTML 41Page - Texas Instruments ADC3663 Datasheet HTML 42Page - Texas Instruments ADC3663 Datasheet HTML 43Page - Texas Instruments ADC3663 Datasheet HTML 44Page - Texas Instruments ADC3663 Datasheet HTML 45Page - Texas Instruments ADC3663 Datasheet HTML 46Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 86 page
background image
8.3.4.7 Output Formatting with Decimation
When using decimation, the output data is formatted as shown in Figure 8-38 and Figure 8-39. The examples
are shown for 16-bit output for 2-wire (8x serialization), 1-wire (16x serialization) and 1/2-wire (32x serialization).
FCLK
Serial LVDS
1-Wire
(16x Serialization)
Serial LVDS
2-Wire
(8x Serialization)
DA1
DA0
DB1
DB0
ChA
ChB
Serial LVDS
1/2-Wire
(32x Serialization)
FCLK
DA0
DB0
FCLK
DA0
DCLK
DCLK
BQ <15:0>
AQ <15:0>
BI <15:0>
AI <15:0>
BQ <15:0>
AQ <15:0>
BI <15:0>
AI <15:0>
DCLK
BI
D13
BI
D11
BI
D9
BI
D7
BI
D5
BI
D3
BI
D1
BI
D12
BI
D10
BI
D8
BI
D6
BI
D4
BI
D2
BI
D0
BQ
D13
BQ
D11
BQ
D9
BQ
D7
BQ
D5
BQ
D3
BQ
D12
BQ
D10
BQ
D8
BQ
D6
BQ
D4
BQ
D2
BQ
D1
BQ
D0
AI
D13
AI
D11
AI
D9
AI
D7
AI
D5
AI
D3
AI
D1
AI
D12
AI
D10
AI
D8
AI
D6
AI
D4
AI
D2
AI
D0
AQ
D13
AQ
D11
AQ
D9
AQ
D7
AQ
D5
AQ
D3
AQ
D12
AQ
D10
AQ
D8
AQ
D6
AQ
D4
AQ
D2
AQ
D1
AQ
D0
BI
D15
BI
D14
AI
D15
AI
D14
BQ
D15
BQ
D14
AQ
D15
AQ
D14
Figure 8-38. Output Data Format in Complex Decimation
Table 8-4 illustrates the output interface data rate along with the corresponding DCLK/DCLKIN and FCLK
frequencies based on output resolution (R), number of SLVDS lanes (L) and complex decimation setting (N).
Furthermore the table shows an actual lane rate example for the 2-, 1- and 1/2-wire interface, 16-bit output
resolution and complex decimation by 4.
Table 8-4. Serial LVDS Lane Rate Examples with Complex Decimation and 16-bit Output Resolution
DECIMATION
SETTING
ADC SAMPLING
RATE
OUTPUT
RESOLUTION
# of WIRES
FCLK
DCLKIN, DCLK
DA/B0,1
N
FS
R
L
FS / N
[DA/B0,1] / 2
FS x 2 x R / L / N
4
65 MSPS
16
2
16.25 MHz
130 MHz
260 MHz
1
260 MHz
520 MHz
62.5 MSPS
1/2
15.625 MHz
500 MHz
1000 MHz
ADC3661, ADC3662, ADC3663
SBAS991B – FEBRUARY 2021 – REVISED SEPTEMBER 2022
www.ti.com
42
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: ADC3661 ADC3662 ADC3663



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com