| Electronic Components Datasheet Search |
|
OPA2863 Datasheet(PDF) 24 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
OPA2863 Datasheet(HTML) 24 Page - Texas Instruments |
|
24 / 49 page ![]() 8.3.3 ESD Protection As Figure 8-1 shows, all device pins are protected with internal ESD protection diodes to the power supplies. These diodes provide moderate protection to input overdrive voltages above the supplies. The protection diodes can typically support 10-mA continuous input and output currents. Use series current limiting resistors if input voltages exceeding the supply voltages occur at the amplifier inputs, which ensures the current through the ESD diodes remains within their rated value. Since OPAx863 is a bipolar amplifier, the two inputs are protected with anti-parallel back-to-back diodes between them which limits the maximum input differential voltage to approximately 1 V. Care must be taken to use gain-setting and feedback resistors large enough to limit the current through these diodes in fast slewing conditions. + VS+ VS- VIN+ VOUT Power Sup ply ESD Cell VIN- ± PD Figure 8-1. Internal ESD Protection 8.4 Device Functional Modes 8.4.1 Power-Down Mode The OPAx863 includes a power-down mode for low-power standby operation with a quiescent current of only 1.5 μA (maximum) with a 3-V supply and high output impedance. Many low-power systems are active for only a small time interval when the parameters of interest are measured and remain in low-power standby mode for a majority of the time and an overall small average power consumption. The OPAx863 enables such a low-power operation with quick turn-on within less than 6.5 μs. Refer to the Electrical Characteristics tables for power-down pin control thresholds. The PD pin always needs to be driven to avoid false triggering and oscillations. If it is not necessary to use the power-down mode, then the PD pin should be connected to VS+. For applications which need the power-down mode, an external pull-up resistor from the PD pin to VS+ (driven with an open-collector power-down control logic) may be used. OPAx863 PD RPU VS+ VS– CPU Control Logic 1 M 1 nF Figure 8-2. Power Down Control Figure 8-2 shows the choice of value of the pull-up resistor RPU, which impacts the current consumption in power-down mode. Using a large RPU reduces the power consumption, but increases the noise at the PD pin which could cause the amplifier to power-down. A 1 nF capacitor may be used in parallel with RPU to avoid coupling of external noise and false triggering. For the case of PD pin driven to VS-, the current IPU through RPU is given as, − − (1) OPA863, OPA2863, OPA4863 SBOS982H – JUNE 2020 – REVISED AUGUST 2022 www.ti.com 24 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: OPA863 OPA2863 OPA4863 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |