Electronic Components Datasheet Search
  English  ▼

X  

VS8053 Datasheet(PDF) 34 Page - VLSI Solution Oy

Part # VS8053
Description  VS8053b - AUDIO PROCESSOR WITH Ogg Vorbis / FLAC / WAV SUPPORT
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  VLSI [VLSI Solution Oy]
Direct Link  https://www.vlsi.fi/
Logo VLSI - VLSI Solution Oy

VS8053 Datasheet(HTML) 34 Page - VLSI Solution Oy

Back Button VS8053 Datasheet HTML 30Page - VLSI Solution Oy VS8053 Datasheet HTML 31Page - VLSI Solution Oy VS8053 Datasheet HTML 32Page - VLSI Solution Oy VS8053 Datasheet HTML 33Page - VLSI Solution Oy VS8053 Datasheet HTML 34Page - VLSI Solution Oy VS8053 Datasheet HTML 35Page - VLSI Solution Oy VS8053 Datasheet HTML 36Page - VLSI Solution Oy VS8053 Datasheet HTML 37Page - VLSI Solution Oy VS8053 Datasheet HTML 38Page - VLSI Solution Oy Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 79 page
background image
VS8053b Datasheet
9
FUNCTIONAL DESCRIPTION
samplerate.
If SM_TESTS is set, SDI tests are allowed. For more details on SDI tests, look at Chapter 10.11.
SM_STREAM activates VS8053b’s stream mode. In this mode, data should be sent with as
even intervals as possible and preferable in blocks of less than 512 bytes, and VS8053b makes
every attempt to keep its input buffer half full by changing its playback speed up to 5%. For best
quality sound, the average speed error should be within 0.5%, the bitrate should not exceed
160 kbit/s and VBR should not be used. For details, see Application Notes for VS10XX. This
mode only works with WAV files.
SM_DACT defines the active edge of data clock for SDI. When ’0’, data is read at the rising
edge, when ’1’, data is read at the falling edge.
When SM_SDIORD is clear, bytes on SDI are sent MSb first. By setting SM_SDIORD, the user
may reverse the bit order for SDI, i.e. bit 0 is received first and bit 7 last. Bytes are, however,
still sent in the default order. This register bit has no effect on the SCI bus.
Setting SM_SDISHARE makes SCI and SDI share the same chip select, as explained in Chap-
ter 7.1, if also SM_SDINEW is set.
Setting SM_SDINEW will activate VS10xx native serial modes as described in Chapters 7.1.1 and 7.3.1.
Note, that this bit is set as a default when VS8053b is started up.
By activating SM_ADPCM and SM_RESET at the same time, the user will activate IMA ADPCM
recording mode (see section 10.8).
SM_LINE_IN is used to select the left-channel input for ADPCM recording. If ’0’, differential
microphone input pins MICP and MICN are used; if ’1’, line-level MICP/LINEIN1 pin is used.
SM_CLK_RANGE activates a clock divider in the XTAL input. When SM_CLK_RANGE is set,
the clock is divided by 2 at the input. From the chip’s point of view e.g. 24 MHz becomes
12 MHz. SM_CLK_RANGE should be set as soon as possible after a chip reset.
Version: 1.31, 2017-11-17
34



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com