Electronic Components Datasheet Search
  English  ▼

X  

N74F173N Datasheet(PDF) 6 Page - NXP Semiconductors

Part # N74F173N
Description  Quad D-type flip-flop 3-State
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

N74F173N Datasheet(HTML) 6 Page - NXP Semiconductors

Back Button N74F173N Datasheet HTML 2Page - NXP Semiconductors N74F173N Datasheet HTML 3Page - NXP Semiconductors N74F173N Datasheet HTML 4Page - NXP Semiconductors N74F173N Datasheet HTML 5Page - NXP Semiconductors N74F173N Datasheet HTML 6Page - NXP Semiconductors N74F173N Datasheet HTML 7Page - NXP Semiconductors N74F173N Datasheet HTML 8Page - NXP Semiconductors N74F173N Datasheet HTML 9Page - NXP Semiconductors N74F173N Datasheet HTML 10Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 6 / 10 page
background image
Philips Semiconductors
Product specification
74F173
Quad D-type flip–flop (3-State)
August 31, 1990
6
AC ELECTRICAL CHARACTERISTICS
LIMITS
Tamb = +25°C
Tamb = 0°C to +70°C
SYMBOL
PARAMETER
TEST
VCC = +5.0V
VCC = +5.0V ± 10%
UNIT
CONDITION
CL = 50pF, RL = 500Ω
CL = 50pF, RL = 500Ω
MIN
TYP
MAX
MIN
MAX
fmax
Maximum clock frequency
Waveform 1
100
125
90
MHz
tPLH
tPHL
Propagation delay
CP to Qn
Waveform 1
4.5
6.0
6.5
8.0
9.0
10.5
4.0
5.5
10.0
11.5
ns
tPHL
Propagation delay
MR to Qn
Waveform 2
6.5
8.5
11.5
6.0
12.5
ns
tPZH
tPZL
Output enable time
to high or low level
Waveform 4
Waveform 5
3.5
5.5
5.0
7.0
8.0
10.0
2.5
4.5
8.5
11.0
ns
tPHZ
tPLZ
Output disable time
from high or low level
Waveform 4
Waveform 5
1.5
3.0
3.5
5.0
7.0
8.5
1.0
2.5
8.0
9.0
ns
tTHL
tTLH
Transition time
10% to 90%, 90% to 10%
Waveform 5
Waveform 4
2.0
4.0
5.0
7.5
8.0
10.0
2.0
4.0
8.5
11.0
ns
AC SETUP REQUIREMENTS
LIMITS
Tamb = +25°C
Tamb = 0°C to +70°C
SYMBOL
PARAMETER
TEST
VCC = +5.0V
VCC = +5.0V ± 10%
UNIT
CONDITION
CL = 50pF, RL = 500Ω
CL= 50pF, RL = 500Ω
MIN
TYP
MAX
MIN
MAX
tsu (H)
tsu (L)
Setup time, high or low level
Dn to CP
Waveform 3
2.5
2.5
3.0
4.0
ns
th (H)
th (L)
Hold time, high or low level
Dn to CP
Waveform 3
0
0
0
0
ns
tsu (H)
tsu (L)
Setup time, high or low level
E to CP
Waveform 3
4.5
7.5
5.0
8.5
ns
th (H)
th (L)
Hold time, high or low level
E to CP
Waveform 3
0
0
0
0
ns
tw (H)
tw (L)
CP Pulse width,
high or low
Waveform 1
3.0
6.0
3.0
6.0
ns
tw (H)
MR Pulse width, high
Waveform 2
3.5
3.5
ns
trec
Recovery time, MR to CP
Waveform 2
4.5
5.5
ns
AC WAVEFORMS
CP
VM
VM
VM
tw(H)
1/fmax
VM
VM
tPLH
tw(L)
tPHL
Qn
SF00294
Waveform 1. Propagation delay for clock input to output, clock
pulse widths, and maximum clock frequency



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com