Electronic Components Datasheet Search
  English  ▼

X  

74F595 Datasheet(PDF) 3 Page - NXP Semiconductors

Part # 74F595
Description  8-bit shift register with output laches 3-State
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74F595 Datasheet(HTML) 3 Page - NXP Semiconductors

  74F595 Datasheet HTML 1Page - NXP Semiconductors 74F595 Datasheet HTML 2Page - NXP Semiconductors 74F595 Datasheet HTML 3Page - NXP Semiconductors 74F595 Datasheet HTML 4Page - NXP Semiconductors 74F595 Datasheet HTML 5Page - NXP Semiconductors 74F595 Datasheet HTML 6Page - NXP Semiconductors 74F595 Datasheet HTML 7Page - NXP Semiconductors 74F595 Datasheet HTML 8Page - NXP Semiconductors 74F595 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 13 page
background image
Philips Semiconductors
Product specification
74F595
8-bit shift register with output latches (3-State)
1990 Apr 18
3
LOGIC SYMBOL
12
13
OE
STCP
15
1
2
3
Q0
Q1
Q2
Q3
10
11
SHCP
SHR
SF01097
VCC = Pin 16
GND = Pin 8
14
Ds
9
Qs
45
6
Q4
Q5
Q6
7
Q7
IEC/IEEE SYMBOL (IEEE/IEC)
SF01098
14
1D
EN3
C1/
!
13
12
10
11
2
3
4
C2
3
15
1
R
SRG8
2D
6
7
9
5
3
2D
MODE SELECT – FUNCTION TABLE
INPUTS
INTERNAL SHIFT
REGISTERS
INTERNAL STORAGE
REGISTER
OUTPUTS
OPERATING
MODES
OE
SHR
SHCP
STCP
Dn
O0
O1–O7
Q0–Q7
Q0–Q7
QS
MODES
H
H
↑
↑
X
O0
O1–O7
Q0–Q7
Z
Q7
No Change
H
L
X
↑
X
L0
L
Q0–Q7
Z
L
Clear shift
L
L
X
↑
X
L0
L
Q0–Q7
Q0–Q7
L
register, hold latch
H
H
↑
↑
ds
Ds
o0–o6
Q0–Q7
Z
o6
Shift
L
H
↑
↑
ds
Ds
o0–o6
Q0–Q7
Q0–Q7
o6
Shift
H
H
↑
↑
X
O0
O1–O7
o0–o7
Z
Q7
Store
L
H
↑
↑
X
O0
O1–O7
o0–o7
o0–o7
Q7
Store
H
H
↑
↑
ds
Ds
o0–o6
o0–o7*
Z
o6
Store then Shift
L
H
↑
↑
ds
Ds
o0–o6
o0–o7*
o0–o*
o6
Store, then Shift
H = High voltage level
L
= Low voltage level
X = Don’t care
Z = High impedance
dn (on)=Lower case letters indicate the state of the referenced input (or output) one setup time prior to the Low-to-High clock transition
↑ = Low-to-High clock transition
↑ = Not a Low-to-High clock transition
*
= When clocking both SHCP and STCP simultaneously the Shift Register state will always be one clock pulse ahead of the Storage
Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com