P9415-R datasheet(45/62 Pages) RENESAS

45 / 62 page

P9415-R Datasheet

May 4, 2021

Table 24. System Status Register (0x2C, 0x2D, 0x2E, 0x2F) in Tx Mode

Address

and Bit

R/W

Default

Value

Function and Description

0x2F [7:0]

Reserved

0x2E [7:0]

Reserved

0x2D [7:1]

Reserved

0x2D [0]

CSP_RECEIVE_INT

1 = Indicates the CSP packet is received.

Cleared together with the corresponding interrupt flag

0x2C [7]

TX_INIT_INT

1 = Indicates the Tx initialization is finished

0x2C [6]

GET_DPING_INT

1 = Indicates the P9415 works in Tx mode, but is put on another working Tx device.

0x2C [5]

MODECHNGED

1 = Indicates the work mode of P9415 is changed.

0x2C [4]

GET_CFG_INT

1 = Indicates the configuration packet is received.

0x2C [3]

GET_ID_INT

1 = Indicates the Identification packet is received.

0x2C [2]

GET_SS_INT

1 = Indicates the Signal Strength packet is received.

0x2C [1]

START_DPING_INT

1 = Indicates the digital ping starts

0x2C [0]

EPT_TYPE_INT

1 = Indicates the error is met and recommend AP to remove power in this case.

AP could read the error type from TRx End Power Transfer Reason Register

Note: The bit definition in Rx mode and Tx mode is different.

Table 25. System Interrupt Register (0x30, 0x31, 0x32, 0x33) in Rx Mode

Address

and Bit

R/W

Default

Value

Function and Description

0x33 [7:0]

Reserved

0x32 [7]

OVERCURRWARN

1 = Indicates the Iout is closed to Ilim value

0 = No such condition

0x32 [6]

ADTERROR

1 = Indicates error condition happens in the communication channel.

0 = No such condition

0x32 [5]

ADTRCVD

1 = Indicates data was received from the Com channel and is pending to be read.

0 = No such condition

0x32 [4]

ADTSENT

1 = Indicates data message was processed (sent) in the Com Channel and the

WriteBuffer is available to accept new data.

0 = No such condition

0x32 [3]

NTCOVERTEMP

1 = Indicates the NTC value exceeds the threshold

0 = No such condition

0x32 [2]

VRECTON

1 = Indicates AC power is applied. The flag is set before the Configuration Packet. It

is cleared on system reset or when power is removed. An interrupt event is

generated on SET event.

0 = No such condition

P9415-R Datasheet(PDF) 45 Page - Renesas Technology Corp

P9415-R Datasheet(HTML) 45 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

Datasheet Download

Link URL