Electronic Components Datasheet Search
  English  ▼

X  

74HC595 Datasheet(PDF) 18 Page - NXP Semiconductors

Part # 74HC595
Description  8-bit serial-in/serial or parallel-out shift register with output latches; 3-state
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HC595 Datasheet(HTML) 18 Page - NXP Semiconductors

Back Button 74HC595 Datasheet HTML 14Page - NXP Semiconductors 74HC595 Datasheet HTML 15Page - NXP Semiconductors 74HC595 Datasheet HTML 16Page - NXP Semiconductors 74HC595 Datasheet HTML 17Page - NXP Semiconductors 74HC595 Datasheet HTML 18Page - NXP Semiconductors 74HC595 Datasheet HTML 19Page - NXP Semiconductors 74HC595 Datasheet HTML 20Page - NXP Semiconductors 74HC595 Datasheet HTML 21Page - NXP Semiconductors 74HC595 Datasheet HTML 22Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 28 page
background image
2003 Jun 25
18
Philips Semiconductors
Product specification
8-bit serial-in, serial or parallel-out shift
register with output latches; 3-state
74HC595; 74HCT595
tW
shift clock pulse width
HIGH or LOW
see Fig.7
4.5
20
−−
ns
storage clock pulse width
HIGH or LOW
see Fig.8
4.5
20
−−
ns
master reset pulse width
LOW
see Fig.10
4.5
25
−−
ns
tsu
set-up time DS to SH_CP
see Fig.9
4.5
20
−−
ns
set-up time
SH_CP to ST_CP
see Fig.8
4.5
20
−−
ns
th
hold time DS to SH_CP
see Fig.9
4.5
3
−−
ns
trem
removal time
MR to SH_CP
see Fig.10
4.5
13
−−
ns
fmax
maximum clock
pulse frequency
SH_CP or ST_CP
see Figs 7 and 8
4.5
24
−−
MHz
Tamb = −40 to +125 °C
tPHL/tPLH
propagation delay
SH_CP to Q7’
see Fig.7
4.5
−−
63
ns
propagation delay
ST_CP to Qn
see Fig.8
4.5
−−
60
ns
tPHL
propagation delay
MR to Q7’
see Fig.10
4.5
−−
60
ns
tPZH/tPZL
3-state output enable time
OE to Qn
see Fig.11
4.5
−−
53
ns
tPHZ/tPLZ
3-state output disable time
OE to Qn
see Fig.11
4.5
−−
45
ns
tW
shift clock pulse width
HIGH or LOW
see Fig.7
4.5
24
−−
ns
storage clock pulse width
HIGH or LOW
see Fig.8
4.5
24
−−
ns
master reset pulse width
LOW
see Fig.10
4.5
30
−−
ns
tsu
set-up time DS to SH_CP
see Fig.9
4.5
24
−−
ns
set-up time
SH_CP to ST_CP
see Fig.8
4.5
24
−−
ns
th
hold time DS to SH_CP
see Fig.9
4.5
3
−−
ns
trem
removal time
MR to SH_CP
see Fig.10
4.5
15
−−
ns
fmax
maximum clock
pulse frequency
SH_CP or ST_CP
see Figs 7 and 8
4.5
20
−−
MHz
SYMBOL
PARAMETER
TEST CONDITIONS
MIN.
TYP.
MAX.
UNIT
WAVEFORMS
VCC (V)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com