SN250 datasheet(53/130 Pages) STMICROELECTRONICS

53 / 130 page

SN250

Functional description—application modules

53/130

(“read” or “write”). The second transmit segment is for the remaining 8 bits of the 10-bit

address.

Characters received and transmitted are passed through receive and transmit FIFOs. The

SC1 I2C master transmit and receive FIFOs are 1-byte deep. These FIFOs are accessed

under software control.

(Re)start and stop segments are initiated by setting the register bits SC_I2CSTART or

SC_I2CSTOP

in the SC1_I2CCTRL1 register followed by waiting until they have cleared.

Alternatively, the register bit SC_I2CCMDFIN in the SC1_I2CSTAT can be used for waiting.

To initiate a transmit segment, the data have to be written to the SC1_DATA data register,

followed by setting the register bit SC_I2CSEND in the SC1_I2CCTRL1 register, and

completed by waiting until it clears. Alternatively, the register bit SC_I2CTXFIN in the

SC1_I2CSTAT

can be used for waiting.

A receive segment is initiated by setting the register bit SC_I2CRECV in the SC1_I2CCTRL1

Alternatively, the register bit SC_I2CRXFIN in the SC1_I2CSTAT can be used for waiting.

Now the register bit SC_I2CRXNAK in the SC1_I2CSTAT register indicates if a NACK or

ACK was received from an I2C slave device.

Interrupts are generated on the following events:

●

Bus command (SC_I2CSTART/SC_I2CSTOP) completed (0 to 1 transition of

SC_I2CCMDFIN

)

●

Character transmitted and slave device responded with NACK

●

Character transmitted (0 to 1 transition of SC_I2CTXFIN)

●

Character received (0 to 1 transition of SC_I2CRXFIN)

●

Received and lost character while receive FIFO was full (Receive overrun error)

●

Transmitted character while transmit FIFO was empty (Transmit underrun error)

To generate interrupts to the CPU, the interrupt masks in the INT_SC1CFG and INT_CFG

registers must be enabled.

SN250 Datasheet(PDF) 53 Page - STMicroelectronics