Electronic Components Datasheet Search
  English  ▼

X  

MPC9229 Datasheet(PDF) 3 Page - Renesas Technology Corp

Part # MPC9229
Description  400MHz Low Voltage PECL Clock Synthesizer
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

MPC9229 Datasheet(HTML) 3 Page - Renesas Technology Corp

  MPC9229 Datasheet HTML 1Page - Renesas Technology Corp MPC9229 Datasheet HTML 2Page - Renesas Technology Corp MPC9229 Datasheet HTML 3Page - Renesas Technology Corp MPC9229 Datasheet HTML 4Page - Renesas Technology Corp MPC9229 Datasheet HTML 5Page - Renesas Technology Corp MPC9229 Datasheet HTML 6Page - Renesas Technology Corp MPC9229 Datasheet HTML 7Page - Renesas Technology Corp MPC9229 Datasheet HTML 8Page - Renesas Technology Corp MPC9229 Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 15 page
background image
MPC9229 REVISION 5 DECEMBER 19, 2012
3
©2012 Integrated Device Technology, Inc.
MPC9229 Data Sheet
400MHZ LOW VOLTAGE PECL CLOCK SYNTHESIZER
Table 1. Pin Configurations
Pin
I/O
Default
Type
Function
XTAL_IN, XTAL_OUT
—
—
Analog
Crystal oscillator interface
fOUT, fOUT
Output
—
LVPECL
Differential clock output
TEST
Output
—
LVCMOS
Test and device diagnosis output
S_LOAD
Input
0
LVCMOS
Serial configuration control input
This inputs controls the loading of the configuration latches with the contents of the
shift register. The latches will be transparent when this signal is high, thus the data
must be stable on the high-to-low transition
P_LOAD
Input
1
LVCMOS
Parallel configuration control input
This input controls the loading of the configuration latches with the content of the
parallel inputs (M and N). The latches will be transparent when this signal is low, thus
the parallel data must be stable on the low-to-high transition of P_LOAD. P_LOAD is
state sensitive
S_DATA
Input
0
LVCMOS
Serial configuration data input
S_CLOCK
Input
0
LVCMOS
Serial configuration clock input
M[0:8]
Input
1
LVCMOS
Parallel configuration for PLL feedback divider (M).
M is sampled on the low-to-high transition of P_LOAD.
N[1:0]
Input
1
LVCMOS
Parallel configuration for Post-PLL divider (N)
N is sampled on the low-to-high transition of P_LOAD
OE
Input
1
LVCMOS
Output enable (active high).
The output enable is synchronous to the output clock to eliminate the possibility of runt
pulses on the fOUT output. OE = L low stops fOUT in the logic low state (fOUT = L, fOUT
= H)
GND
Supply
Supply
Ground
Negative power supply (GND).
VCC
Supply
Supply
VCC
Positive power supply for I/O and core. All VCC pins must be connected to
the positive power supply for correct operation.
VCC_PLL
Supply
Supply
VCC
PLL positive power supply (analog power supply).
Table 2. Output Frequency Range and Pll Post-Divider N
N
Output Division
Output Frequency Range
1
0
0
0
1
200 – 400 MHz
0
1
2
100 – 200 MHz
1
0
4
50 – 100 MHz
1
1
8
25 – 50 MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com