AND8020D datasheet(13/18 Pages) AD

13 / 18 page

AND8020/D

http://onsemi.com

For the 10E series (ECL mode operation),

where: VOH = −0.9 V, VSWING = 0.85 V, VEE = −5.2 V:

(

* 0.9) * (* 5.2)

Rt ) Rs ) Z0

y 0.531

*Z0 * Rs y Rt

7.10

(eq. 38)

For the 100E series (ECL mode operation),

where: VOH = −0.955 V, VSWING = 0.75 V, VEE = −4.5 V:

(

* 0.955) * (* 4.5)

Rt ) Rs ) Z0

y 0.468

*Z0 * Rs y Rt

6.57

(eq. 39)

Parallel Fanout of Series Termination

An extension of the series termination technique, using

parallel fanout, eliminates the problem of lumped loading at

the expense of extra transmission lines (Figure 17).

*T−Line Z0

RSn

Receiver

Figure 17. Parallel Fanout Using Series Termination

*T−Line Z0

RS1

Receiver 1

Driver

VEE

N number of lines

Figure 17 shows a modification of the series termination

scheme in which several series terminated lines in parallel

fanout are driven using a single ECL gate. The principle

concern when applying this technique is to maintain the

current in the output emitter follower below the maximum

rated value. The value for Rt can be calculated by viewing

the circuit in terms of conductances.

Goutput u G1 ) G2 ) G

(eq. 40)

From Table B, for each of the series:

( Rt )

(

*Z01 * RS1)

KZ0

)

(

*Z02 * RS2)

KZ0

)

(

*Z0 * RS)

KZ0

(eq. 41)

Where:

n = Number of Parallel Circuits

When:

Z01 + Z02 + Z0 , and RS1 + RS2 + RS

nn (eq. 42)

Then Rt is calculated as:

Rt x

(KZ0 *Z0 * Rs)

(eq. 43)

When a single series terminated line is driving more than

a single receiver, the maximum number of loads must be

addressed. The factor limiting the number of loads is the DC

voltage drop across the series termination resistor caused by

the summary input currents IT during the receivers quiescent

high state. Noise margin loss, NMloss, will probably

determine the acceptable DC voltage drop limit across Rs.

NMloss + IT *( Rs + RO )

(eq. 44)

Where:

IT = Sum of IINH Currents

RO = Output Impedance of the Driver Gate

RS = Termination Resistance

Figure 18. Noise Margin Loss Example

*T−Line Z0

Receiver 1

Driver

VEE

Receiver 2

Receiver

For the majority of ECL devices typical maximum value

for quiescent high state input current is 150 uA. Thus, for the

circuit shown in Figure 18, in which three gate loads are

present in a 50

W environment, the loss in high state noise

margin is calculated as:

NMloss + 3* * 150 mA * 50 W +* 22.5 mV

(eq. 45)

This represents a potential shift in the VOH level of

−22.5 mV.

AND8020D Datasheet(PDF) 13 Page - Analog Devices

AND8020D Datasheet(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

Datasheet Download

Link URL