Electronic Components Datasheet Search
  English  ▼

X  

ISL6551IBZ Datasheet(PDF) 13 Page - Renesas Technology Corp

Part # ISL6551IBZ
Description  ZVS Full Bridge PWM Controller
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ISL6551IBZ Datasheet(HTML) 13 Page - Renesas Technology Corp

Back Button ISL6551IBZ Datasheet HTML 9Page - Renesas Technology Corp ISL6551IBZ Datasheet HTML 10Page - Renesas Technology Corp ISL6551IBZ Datasheet HTML 11Page - Renesas Technology Corp ISL6551IBZ Datasheet HTML 12Page - Renesas Technology Corp ISL6551IBZ Datasheet HTML 13Page - Renesas Technology Corp ISL6551IBZ Datasheet HTML 14Page - Renesas Technology Corp ISL6551IBZ Datasheet HTML 15Page - Renesas Technology Corp ISL6551IBZ Datasheet HTML 16Page - Renesas Technology Corp ISL6551IBZ Datasheet HTML 17Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 27 page
background image
FN9066 Rev 7.00
Page 13 of 27
Oct 28, 2015
ISL6551
-Per Equation 3, the clamping voltage is a function of the
charge current Iss. For a more predictable clamping
voltage, the CSS pin can be connected to a reference-
based clamp circuit as shown in Figure 8. To make the
Vclamp less dependent on the soft-start current (Iss), the
currents flowing through R1 and R2 should be scaled
much greater than Iss. The relationship of this circuit can
be found in Equation 4.
- The soft-start rise time (Tss) can be calculated with
Equation 5. The rise time (Trise) of the output voltage is
approximated with Equation 6.
• Drivers (Upper1, Upper2, Lower1, Lower2)
- The two upper drivers are driven at a fixed 50% duty cycle
and the two lower drivers are PWM controlled on the
trailing edge while the leading edge employs resonant delay.
They are biased by VDDP1 and VDDP2, respectively.
- Each driver is capable of driving capacitive loads up to CL at
1MHz clock frequency and higher loads at lower frequencies
on a layout with high effective thermal conductivity.
- The UVLO holds all the drivers low until the VDD has reached
the turn-on threshold VDDON.
- The upper drivers require assistance of external level-shifting
circuits such as Intersil’s HIP2100 or pulse transformers to
drive the upper power switches of a bridge converter.
• Peak Current Limit (PKILIM)
- When the voltage at PKILIM exceeds the BGREF voltage, the
gate pulses are terminated and held low until the next clock
cycle. The peak current limit circuit has a high-speed loop
with propagation delay IpkDel. Peak current shutdown
initiates a soft-start sequence.
- The peak current shutdown threshold is usually set slightly
higher than the normal cycle-by-cycle PWM peak current
limit (Vclamp) and therefore will normally only be activated
in a short-circuit condition. The limit can be set with a resistor
divider from the ISENSE pin. The resistor divider relationship
is defined in Equation 7.
- In general, the trip point is a little smaller than the BGREF
due to the noise and/or ripple at the BGREF.
• Latching Shutdown (LATSD)
- A high TTL level on LATSD latches the IC off. The IC goes into
a low power mode and is reset only after the power at the
VDD pin is removed completely. The ON/OFF cannot reset
the latch.
- This pin can be used to latch the power supply off on output
overvoltage or other undesired conditions.
• ON/OFF (ON/OFF)
- A high standard TTL input (safe also for VDD level) signals the
controller to turn on. A low TTL input turns off the controller
and terminates all drive signals including the SYNC outputs.
The soft-start is reset.
- This pin is a non-latching input and can accept an enable
command when monitoring the input voltage and the
thermal condition of a converter.
•Resonant Delay (R_RESDLY)
- A resistor tied between R_RESDLY and VSS determines the
delay that is required to turn on a lower FET after its
corresponding upper FET is turned off. This is the resonant
delay, which can be estimated with Equation 8.
- Figure 10 illustrates the relationship of the value of the
resistor (R_RESDLY) and the resonant delay (tRESDLY). The
percentages in the figure are the tolerances at the two end
points of the curve.
FIGURE 8. REFERENCE-BASED CLAMP CIRCUIT
VREF
R1
CSS
R2
(EQ. 4)
Vclamp Iss
R1 R2
R1 R2
+
---------------------
Vref
R2
R1 R2
+
---------------------
+
tss
Vclamp Css
Iss
---------------------------------------
=
(s)
(EQ. 5)
trise
EANI Css
Iss
--------------------------------
=
(s)
(EQ. 6)
FIGURE 9. PEAK CURRENT LIMIT SET CIRCUIT
RUP
RDOWN
ISENSE
PKILIM
RDOWN
RDOWN RUP
+
-----------------------------------------
BGREF
ISENSE max

-----------------------------------------
=
(EQ. 7)
(EQ. 8)
tRESDLY = 4.01 x R_RESDLY/k + 13 (ns)
500
450
400
350
300
250
200
150
100
50
020
40
60
80
100
120
+37%
+4%
-24%
+18%
FIGURE 10. R_RESDLY vs RESDLY
R_RESDLY (kΩ)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com