 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
FXPS7115D4 Datasheet(PDF) 3 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FXPS7115D4 Datasheet(HTML) 3 Page - NXP Semiconductors |
|
|
3 / 72 page  NXP Semiconductors FXPS7115D4 Digital absolute pressure sensor, 40 kPa to 115 kPa 5 Block diagram aaa-029726 P-CELL 0 C2V GAIN VREF VREF P-CELL 1 AAF PABS Σ CONVERTER SINC FILTER COMMON MODE ERROR DETECTION TRIM VREG DSP IIR LPF PABS USER OFFSET ADJUST CONTROL LOGIC SS_B OTP ARRAY OSCILLATOR SPI/I2C LOW VOLTAGE DETECTION INTERNAL VOLTAGE REGULATOR LOW VOLTAGE DETECTION REFERENCE VOLTAGE VCC VSS VREF VREGA VREG SCLK/SCL MOSI MISO/SDA INT Figure 1. Block diagram of FXPS7115D4 6 Pinning information 6.1 Pinning 1 2 3 4 VCC TEST INT VSS 12 11 10 9 17 TEST6 MISO/SDA MOSI SCLK/SCL aaa-029729 Transparent top view terminal 1 index area Figure 2. Pin configuration for 16-pin HQFN FXPS7115D4 All information provided in this document is subject to legal disclaimers. © 2023 NXP B.V. All rights reserved. Product data sheet Rev. 6.2 — 28 June 2023 3 / 72 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
