| Electronic Components Datasheet Search |
|
MC68340 Datasheet(PDF) 246 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MC68340 Datasheet(HTML) 246 Page - Freescale Semiconductor, Inc |
|
246 / 441 page ![]() MOTOROLA MC68340 USER’S MANUAL 5- 109 5.7.3.10 BIT MANIPULATION INSTRUCTIONS. The bit manipulation instruction table indicates the number of clock periods needed for the processor to perform the specified operation on the given addressing mode. The total number of clock cycles is outside the parentheses. The numbers inside parentheses (r/p/w) are included in the total clock cycle number. All timing data assumes two-clock reads and writes. Instruction Head Tail Cycles BCHG #, Dn 2 0 6(0/2/0) ∗ BCHG Dn, Dm 4 0 6(0/1/0) BCHG #, 〈FEA〉 1 2 8(0/2/1) ∗ BCHG Dn, 〈FEA〉 2 2 8(0/1/1) BCLR #, Dn 2 0 6(0/2/0) ∗ BCLR Dn, Dm 4 0 6(0/1/0) BCLR #, 〈FEA〉 1 2 8(0/2/1) ∗ BCLR Dn, 〈FEA〉 2 2 8(0/1/1) BSET #, Dn 2 0 6(0/2/0) ∗ BSET Dn, Dm 4 0 6(0/1/0) BSET #, 〈FEA〉 1 2 8(0/2/1) ∗ BSET Dn, 〈FEA〉 2 2 8(0/1/1) BTST #, Dn 2 0 4(0/2/0) ∗ BTST Dn, Dm 2 0 4(0/1/0) BTST #, 〈FEA〉 1 0 4(0/2/0) ∗ BTST Dn, 〈FEA〉 2 0 8(0/1/0) ∗ = An # fetch EA time must be added for this instruction: 〈FEA〉 + 〈FEA〉 + 〈OPER〉 Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |