AD7328 datasheet(29/36 Pages) AD

29 / 36 page

AD7328

Rev. A | Page 29 of 36

AUTOSHUTDOWN MODE

AUTOSTANDBY MODE

(PM1 = 1, PM0 = 0)

(PM1 = 0, PM0 =1)

Once the autoshutdown mode is selected, the AD7328 auto-

matically enters shutdown on the 15

In autostandby mode, portions of the AD7328 are powered

down, but the on-chip reference remains powered up. The

reference bit in the control register should be 1 to ensure that

the on-chip reference is enabled. This mode is similar to auto-

shutdown but allows the AD7328 to power up much faster,

which allows faster throughput rates.

th SCLK rising edge. In

autoshutdown mode, all internal circuitry is powered down.

The AD7328 retains information in the registers during

autoshutdown. The track-and-hold is in hold mode during

autoshutdown. On the rising CS edge, the track-and-hold,

which was in hold during shutdown, returns to track as the

AD7328 begins to power up. The time to power-up from auto

shutdown is 500 μs.

As is the case with autoshutdown mode, the AD7328 enters

standby on the 15th SCLK rising edge once the control register is

updated (see Figure 50). The part retains information in the

registers during standby. The AD7328 remains in standby until

it receives a

When the control register is programmed to transition to

autoshutdown mode, it does so on the 15

CS rising edge. The ADC begins to power up on the

th SCLK rising edge.

Figure 50 shows the part entering the autoshutdown mode.

Once in autoshutdown mode, the CS signal must remain low to

keep the part in autoshutdown mode. The AD7328 automatically

begins to power up on the CS rising edge. The tPOWER-UP is

required before a valid conversion, initiated by bringing the CS

signal low, can take place. Once this valid conversion is

complete, the AD7328 powers down again on the 15th SCLK

rising edge. The CS signal must remain low again to keep the

part in autoshutdown mode.

rising edge. On the

rising edge, the track-and-hold,

which was in hold mode while the part was in standby, returns

to track.

The power-up time from standby is 700 ns. The user should

ensure that 700 ns have elapsed before bringing CS low to

attempt a valid conversion. Once this valid conversion is

complete, the AD7328 again returns to standby on the 15th

SCLK rising edge. The CS signal must remain low to keep the

part in standby mode.

Figure 50 shows the part entering autoshutdown mode. The

sequence of events is the same when entering autostandby mode.

In Figure 50, the power management bits are configured for auto-

shutdown. For autostandby mode, the power management bits,

PM1 and PM0, should be set to 0 and 1, respectively.

116

SCLK

SDATA

DIN

VALID DATA

DATA INTO CONTROL REGISTER

tPOWER-UP

CONTROL REGISTER IS LOADED ON THE FIRST 15 CLOCKS,

PM1 = 1, PM0 = 0

PART ENTERS SHUTDOWN MODE

ON THE 15TH RISING SCLK EDGE

AS PM1 = 1, PM0 = 0

PARTBEGINS TOPOWER

UP ON CS RISING EDGE

THE PARTIS FULLY POWERED UP

ONCE

tPOWER-UP HAS ELAPSED

Figure 50. Entering Autoshutdown/Autostandby Mode

AD7328 Datasheet(PDF) 29 Page - Analog Devices

AD7328 Datasheet(HTML) 29 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL