CS5535 datasheet(160/555 Pages) NSC

160 / 555 page

www.national.com

160

Revision 0.8

PMC Functional Description (Continued)

4.17.2.1 ACPI System Power States

•G0/S0: Not Sleeping. Software is executing code or

could be halted waiting for a system event.

•G1/S1: Requires explicit software action to enter this

state. All GX2, CS5535, and main memory states main-

tained. All system clocks may be turned off except 32

kHz or selected additional clocks may be left on as

required. The PMC provides generic controls SLEEP_X

and SLEEP_Y that may be used to control the “D” states

of external system devices (not described in this

datasheet, see ACPI specification for details). Two addi-

tional internal signals control PCI and IDE input and

outputs. A wakeup event brings the system back to the

opcode following the one that initiated entry into S1.

Context restore operation is not required on the GX2,

CS5535, or main memory.

•G1/S3: Save-to-RAM state. Requires explicit software

action to enter this state. The CS5535 and other system

context are lost. System state is saved in the main

memory. To properly support this state, main memory

power must be controlled by WORKING power while the

CS5535, GX2, and all other system components power

must be controlled by WORK_AUX power. Note that this

applies only to the Working domain of the CS5535. The

Standby domain must be continuously supplied from

Standby power.

•G1/S4: Suspend-to-Disk state. Requires explicit soft-

ware action to enter this state. Same as S3 state, but the

system state is “saved” on the hard drive or other mass

storage device. Only Standby power is on while in this

state.

•G2/S5: Requires explicit software action to enter this

state. All system context is lost and not saved. Operating

system re-boot is required. The 32 kHz clock is kept

running for Standby PMC and selected GPIO and

MFGPT circuits.

•G3: Software action is not required to enter this state.

Working power and Standby power are removed. The

only domain that may be powered is the RTC. It is not a

requirement that the RTC be powered.

4.17.2.2 CPU Power States

• G0/S0/C0: Processor actively executing instructions and

clock running. Cache snoops supported.

• G0/S0/C1: HLT instruction executed. Usually occurs in

the Operating System’s idle loop. Operating System

waiting for Power Management Event (PME), interrupt,

or ASMI. Cache snoops are supported while in this

state, so bus mastering activity can safely occur.

•G1/S1/C2: Processor is in the lowest power state that

maintains context in a software invisible fashion. Entered

as part of the S1 sequence. The SUSP#/SUSPA#

signaling protocol indicates entry. SUSP# is not an

explicit external signal, it is part of the CIS packet. (See

Section 4.2.14 "CPU Interface Serial (CIS)" on page 79

for further details.) No explicit software action required.

However, this state can be entered by explicit software

action by reading the ACPI P_LVL2 register provided by

the GX2 GLCP.

4.17.2.3 Hardware Power States

• FO (Full On): From a hardware reset, all clocks come

up Full On or always running. Generally, the system

should not be left in this state. The AHCG state should

be used.

• AHCG (Active Hardware Clock Gating): This is the

desired mode of operation; it utilizes automatic hardware

clock gating. Latency to turn on a clock is near 0. This

hardware state should be established at system initial-

ization by BIOS code; after initialization it needs no addi-

tional support. AHCG is invisible to the Operating

System, ACPI, or other software based power manage-

ment facilities.

• Suspend on Halt: See CPU power state G0/S0/C1.

• Sleep: See CPU power state G1/S1/C2.

• Auto-refresh: The memory controller issues an auto-

refresh command to the DRAMs. In this state, the

DRAMs perform refresh cycles on their own without any

additional commands or activity from the memory

controller or the interface. As long as power to the

DRAMs is maintained, the memory contents are

retained.

4.17.2.4 PMC Control

Under S3, S4, and S5 power management states, all Work-

ing domain circuits, as well as the GX2, are turned off to

conserve power. Under S3, the system memory is powered

by VIO_VSB in Standby Auto-refresh mode but otherwise, all

other system components are also turned off.

The PMC is used to establish overall system power states.

Normally, the Standby domain voltages are present any-

time the system is plugged into the wall; if portable, any-

time the battery is plugged in. Generally, G3 Mechanical

Off (see Table 4-34 on page 159) only applies during stor-

age or maintenance. Therefore, operationally speaking, the

PMC Standby controller is always available to manage

power. There is a class of system designs that do not

require G1 and G2 global power states. These systems

usually

power-up

WORKING

and

STANDBY

power

domains simultaneously when power is applied.

For supporting “Save-to-RAM” (G1/S3) the WORKING out-

put is used to switch off/on the Working domain sources for

system memory while the WORK_AUX output is used to

switch off/on the Working domain sources for everything

else. Thus, the PMC can completely control the system

power states via these outputs.

CS5535 Datasheet(PDF) 160 Page - National Semiconductor (TI)

CS5535 Datasheet(HTML) 160 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL