MP1922 – 100V, 3A, SINGLE-CHANNEL, HALF-BRIDGE PRE-DRIVER IC

MP1922 Rev. 1.0

www.MonolithicPower.com

17

9/10/2021

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2021 MPS. All Rights Reserved.

PCB Layout Guidelines

Proper PCB layout is critical to the performance

of MOSFET gate drivers. The MP1922 is

designed

to

accommodate

negative

undershoot. However, if the undershoot is

excessive, unpredictable operation or damage

to the IC may result. For the best results, refer

to Figure 3 and follow the guidelines below:

1. Make the connection between the HS

source and the LS drain must be as direct

as possible to avoid negative undershoot on

the

phase

node

due

to

parasitic

inductances.

2. Use

the

surface-mount

N-channel

MOSFETs to make very short connections

between the MOSFETs.

3. Use wide copper areas to connect the LS

sense resistor, which is composed of three

parallel resistors (R9, R10, and R11), to

both the input supply ground and LS-FET

source terminals. All of the high-current

paths also utilize wide copper areas.

4. Place the CBST (C5) and supply bypass

capacitor (C4) as close as possible to the

IC.

5. Place an additional bulk capacitor (C3) on

the VG line.

6. Use four vias to connect the ground side of

these capacitors (which is connected to a

solid ground plane) to both the MP1922

’s

ground pin and exposed pad.

7. Keep the high-current ground path between

the input supply, input bulk capacitor (C2),

and the MOSFETs away from the IC.

Figure 3: Recommended PCB Layout