Electronic Components Datasheet Search
  English  ▼

X  

UPD17062 Datasheet(PDF) 135 Page - Renesas Technology Corp

Part # UPD17062
Description  MOS INTEGRATED CIRCUIT
PDF  298 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD17062 Datasheet(HTML) 135 Page - Renesas Technology Corp

Back Button UPD17062 Datasheet HTML 131Page - Renesas Technology Corp UPD17062 Datasheet HTML 132Page - Renesas Technology Corp UPD17062 Datasheet HTML 133Page - Renesas Technology Corp UPD17062 Datasheet HTML 134Page - Renesas Technology Corp UPD17062 Datasheet HTML 135Page - Renesas Technology Corp UPD17062 Datasheet HTML 136Page - Renesas Technology Corp UPD17062 Datasheet HTML 137Page - Renesas Technology Corp UPD17062 Datasheet HTML 138Page - Renesas Technology Corp UPD17062 Datasheet HTML 139Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 135 / 298 page
background image
133
µPD17062
12. TIMER
The timer functions are used to manage the time in creating programs.
12.1
TIMER CONFIGURATION
Fig. 12-1 shows the configuration of the timer.
The timer consists of two blocks, timer carry flip-flop (timer carry FF) block and timer interrupt block, as
shown in Fig. 12-1.
The clock generation circuit, which specifies time intervals for the timer carry FF and timer interrupts,
consists of an 8 MHz frequency divider, selector A, selector B, bias circuit, and a timer mode select register
(BTM0CK at address 09H), which is a control register.
12.1.1
Timer Carry FF Block Configuration
The timer carry FF block consists of selector A, timer carry FF, a timer carry FF judge register (BTM0CYJDG
at address 17H), which is a control register, as shown in Fig. 12-1.
12.1.2
Timer Interrupt Block Configuration
The timer interrupt block consists of selector B, an interrupt control block, an interrupt permission register
(INTPM at address 2FH), which is a control register, and an interrupt request register (INTREQ at address 3FH),
as shown in Fig. 12-1.
Fig. 12-1
Timer Configuration
09H
2FH
3FH
17H
b3 b2 b1 b0 b3 b2 b1 b0 b3 b2 b1 b0 b3 b2 b1 b0
B
T
M
0
Z
X
B
T
M
0
C
K
2
B
T
M
0
C
K
1
B
T
M
0
C
K
0
I
P
S
I
O
0
I
P
V
S
Y
N
I
P
B
T
M
0
I
P
N
C
I
R
Q
S
I
O
0
I
R
Q
V
S
Y
N
I
R
Q
B
T
M
0
I
R
Q
N
C
00
0
B
T
M
0
C
Y
10 Hz
50 Hz
200 Hz
8 MHz
50/60 Hz
100 ms (10 Hz), 20 ms (50 Hz), or 5 ms (200 Hz) can be selected.
Control register
Register
Address
Bit
Flag symbol
Timer mode
select
(BTM0CK)
Interrupt
permission
(INTPM)
Interrupt
request
(INTREQ)
Timer carry
FF judge
(BTM0CYJDG)
Selector
B
Interrupt
control block
Interrupt
request
signal
Frequency
divider
Timer interrupt block
Selector
A
Timer carry FF
Bias
Timer carry FF block



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com