| Electronic Components Datasheet Search |
|
WM8581 Datasheet(PDF) 49 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8581 Datasheet(HTML) 49 Page - Wolfson Microelectronics plc |
|
49 / 100 page ![]() Production Data WM8581 w PD Rev 4.0 April 2007 49 MANUAL CLOCK SELECTION It is possible to override all default clocking configuration restrictions by setting CLKSEL_MAN. When CLKSEL_MAN is set, default clocking configurations such as automatic selection of PLLACLK for DAC1 when DACSRC=00 (S/PDIF received data) are not applied. Instead, clock selection is determined only by the relevant CLK_SEL register. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R8 CLKSEL 08h 6 CLKSEL_MAN 0 Clock selection auto-configuration override 0 = auto-configuration enabled, clock configuration follows restrictions described in page 43 to page 48. 1 = auto-configuration disabled, clock configuration follows relevant CLKSEL bits in R8 to R11. Table 38 Manual Clock Selection PHASE-LOCKED LOOPS AND S/PDIF CLOCKING (SOFTWARE MODE) The WM8581 is equipped with two independent phase-locked loop clock generators and a comprehensive clocking scheme which provides maximum flexibility and function and many configurable routing possibilities for the user in software mode. An overview of the software mode clocking scheme is shown in Figure 32. Figure 32 PLL and Clock Select Circuit |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |