| Electronic Components Datasheet Search |
|
WM8580 Datasheet(PDF) 54 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8580 Datasheet(HTML) 54 Page - Wolfson Microelectronics plc |
|
54 / 92 page ![]() WM8580 Production Data W PD Rev 4.0 February 2007 54 An S/PDIF Block consists of 192 frames. Channel and User blocks are incorporated within the 192- frame S/PDIF Block. For Consumer mode only the first 40-frames are used to make up the Channel and User blocks. Figure 33 illustrates the S/PDIF format. . . . . . . . . . Frame 192 Frame 1 Subframe 1 Subframe 2 Sync preamble Aux V U C P Audio Sample Word 3 4 7 8 27 28 0 31 32 bit Word Figure 33 S/PDIF Format S/PDIF TRANSMITTER The S/PDIF transmitter generates the S/PDIF frames, and outputs on the SPDIFOP pin. The audio data for the frame can be taken from one of four sources, selectable using the TXSRC register. The transmitter can be powered down using the SPDIFTXD register bit. The S/PDIF Transmitter can be bypassed by setting the REAL_THROUGH register control bit. When set, the SPDIFOP pin sources the output of the S/PDIF input mux. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 1:0 TXSRC[1:0] 00 S/PDIF Transmitter Data Source 00 = S/PDIF received data (see REAL_THROUGH) 01 = ADC digital output data. 10 = Secondary Audio Interface 11 = Audio Interface received data 2 OVWCHAN 0 Overwrite Channel Status Only used if TXSRC=00. Overwrites the received channel status data using data read from S/PDIF transmitter channel status register 0 = Channel data equal to recovered channel data. 1 = Channel data taken from channel status registers. R30 SPDTXCHAN 0 1Eh 3 REAL_ THROUGH 0 S/PDIF Through Mode Control 0 = SPDIFOP pin sources output of S/PDIF Transmitter 1 = SPDIFOP pins sources output of S/PDIF IN Mux R51 PWRDN 2 33h 4 SPDIFTXD 1 S/PDIF Transmitter powerdown 0 = S/PDIF Transmitter enabled 1 = S/PDIF Transmitter disabled Table 48 S/PDIF Transmitter Control The WM8580 also transmits the preamble and VUCP bits (Validity, User Data, Channel Status and Parity bits). Validity Bit Set to 0 (to indicate valid data) – unless TXSRC=00 (S/PDIF receiver), where Validity is the value recovered from the S/PDIF input stream by the S/PDIF receiver. User Data Set to 0 as User Data configuration is not supported in the WM8580 – if TXSRC=00 (S/PDIF receiver) User Data is the value recovered from the S/PDIF input stream by the S/PDIF receiver. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |