Electronic Components Datasheet Search
  English  ▼

X  

DRV8411 Datasheet(PDF) 17 Page - Texas Instruments

Click here to check the latest version.
Part # DRV8411
Description  DRV8411A Dual H-Bridge Motor Driver with Current Regulation
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DRV8411 Datasheet(HTML) 17 Page - Texas Instruments

Back Button DRV8411 Datasheet HTML 13Page - Texas Instruments DRV8411 Datasheet HTML 14Page - Texas Instruments DRV8411 Datasheet HTML 15Page - Texas Instruments DRV8411 Datasheet HTML 16Page - Texas Instruments DRV8411 Datasheet HTML 17Page - Texas Instruments DRV8411 Datasheet HTML 18Page - Texas Instruments DRV8411 Datasheet HTML 19Page - Texas Instruments DRV8411 Datasheet HTML 20Page - Texas Instruments DRV8411 Datasheet HTML 21Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 53 page
background image
IOCP
tRETRY
tOCP
Overshoot due to OCP
deglitch time (tOCP)
Motor
Current
Time
Figure 9-6. OCP Operation
Overcurrent conditions are detected independently on both high- and low-side FETs. This means that a short
to ground, supply, or across the motor winding will all result in an overcurrent shutdown. Overcurrent protection
does not use the current sense circuitry used for current regulation, so it functions regardless of VREF and
IPROPI settings.
9.4.3.2 Thermal Shutdown (TSD)
If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled and the nFAULT pin asserts
low. Once the die temperature has fallen to a safe level, operation will automatically resume.
Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient
heatsinking, or an ambient temperature outside of the Recommended Operating Conditions.
9.4.3.3 Undervoltage Lockout (UVLO)
Whenever the voltage on the VM pin falls below the UVLO falling threshold voltage, VUVLO, all circuitry in the
device is disabled, the output FETS are disabled, and all internal logic is reset. Normal operation resumes when
the VVM voltage rises above the UVLO rising threshold as shown in Figure 9-7. The nFAULT pin is driven low
during an undervoltage condition and is released after operation starts again.
When VVM is close to 0 V, the internal circuitry may not bias properly, and the open-drain pull-down on the
nFAULT pin may release.
VUVLO (min) falling
VUVLO (max) falling
VUVLO (max) rising
VUVLO (min) rising
VVM
nFAULT
DEVICE ON
DEVICE OFF
DEVICE ON
Time
Figure 9-7. VM UVLO Operation
9.5 Device Functional Modes
Table 9-4 summarizes the DRV8411A functional modes described in this section.
www.ti.com
DRV8411A
SLVSGI9A – OCTOBER 2022 – REVISED JULY 2023
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
17
Product Folder Links: DRV8411A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com