Electronic Components Datasheet Search
  English  ▼

X  

M68HC05 Datasheet(PDF) 97 Page - Freescale Semiconductor, Inc

Part # M68HC05
Description  Microcontrollers
PDF  302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68HC05 Datasheet(HTML) 97 Page - Freescale Semiconductor, Inc

Back Button M68HC05 Datasheet HTML 93Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 94Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 95Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 96Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 97Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 98Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 99Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 100Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 101Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 302 page
background image
MC68HC05B6
Rev. 4.1
Freescale
7-3
PULSE LENGTH D/A CONVERTERS
7
Note:
Since the PLM system uses the timer counter, PLM results will be affected while resetting
the timer counter. Both D/A registers are reset to $00 during power-on or external reset.
WAIT mode does not affect the output waveform of the D/A converters.
7.1
Miscellaneous register
SFA — Slow or fast mode selection for PLMA
This bit allows the user to select the slow or fast mode of the PLMA pulse length modulation
output.
1 (set)
–
Slow mode PLMA (4096 x timer clock period).
0 (clear) –
Fast mode PLMA (256 x timer clock period).
SFB — Slow or fast mode selection for PLMB
This bit allows the user to select the slow or fast mode of the PLMB pulse length modulation
output.
1 (set)
–
Slow mode PLMB (4096 x timer clock period).
0 (clear) –
Fast mode PLMB (256 x timer clock period).
The highest speed of the PLM system corresponds to the frequency of the TOF bit being set,
multiplied by 256. The lowest speed of the PLM system corresponds to the frequency of the TOF
bit being set, multiplied by 16. Because the SFA bit and SFB bit are not double buffered, it is
mandatory to set them to the desired values before writing to the PLM registers; not doing so could
temporarily give incorrect values at the PLM outputs.
SM — Slow mode
1 (set)
–
The system runs at a bus speed 16 times lower than normal
(fOSC/32). SLOW mode affects all sections of the device, including
SCI, A/D and timer.
0 (clear) –
The system runs at normal bus speed (fOSC/2).
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
Miscellaneous
$000C
POR
INTP
INTN
INTE
SFA
SFB
SM
WDOG ?001 000?



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com