ADC34RF52 datasheet(45/105 Pages) TI

45 / 105 page

6.3.6.2 JESD204B Frame Assembly

The JESD204B standard defines the following parameters:

• L: number of lanes per link

• M: number of converters per device

• F: number of octets per frame clock period

• S: number of samples per frame

6.3.6.2.1 JESD204B Frame Assembly in Bypass Mode

Table 6-28 lists the available JESD204B formats and corresponding valid sampling rate ranges for the

ADC34RF5x. The sampling rates are limited by the minimum and maximum SERDES line rate as well as ADC

sampling clock frequencies. The JESD204B frame assembly for the different lanes is shown in Table 6-29.

Table 6-28. JESD Mode Options: Bypass Mode

DECIMATION

SETTING D

(complex)

OUTPUT

RESOLUTION

(Bits)

MIN FS

(Gsps)

MAX FS

(Gsps)

RATIO

[fSERDES/FS]

Bypass

12(1)

0.5

1.5

0.5

1.3

0.5

0.65

(1) In full rate output, the two LSBs are truncated to a 12-bit output.

Table 6-29. JESD Sample Frame Assembly: Bypass Mode

OUTPUT

LANE

LMFS = 84810

LMFS = 8422

LMFS = 4421

DOUT0

A0[11:4]

A0[3:0],

A1[11:8]

A1[7:0]

A2[11:4]

A2[3:0],

A3[11:8]

A3[7:0]

A4[11:4]

A4[3:0],

0000

A0[13:6]

A0[5:0],

A0[13:6]

A0[5:0],

DOUT1

A5[11:4]

A5[3:0],

A6[11:8]

A6[7:0]

A7[11:4]

A7[3:0],

A8[11:8]

A8[7:0]

A9[11:4]

A9[3:0],

0000

A1[13:6]

A1[5:0],

B0[13:6]

B0[5:0],

DOUT2

B0[11:4]

B0[3:0],

B1[11:8]

B1[7:0]

B2[11:4]

B2[3:0],

B3[11:8]

B3[7:0]

B4[11:4]

B4[3:0],

0000

B0[13:6]

B0[5:0],

C0[13:6]

C0[5:0],

DOUT3

B5[11:4]

B5[3:0],

B6[11:8]

B6[7:0]

B7[11:4]

B7[3:0],

B8[11:8]

B8[7:0]

B9[11:4]

B9[3:0],

0000

B1[13:6]

B1[5:0],

D0[13:6]

D0[5:0],

DOUT4

C0[11:4]

C0[3:0],

C1[11:8]

C1[7:0]

C2[11:4]

C2[3:0],

C3[11:8]

C3[7:0]

C4[11:4]

C4[3:0],

0000

C0[13:6]

C0[5:0],

DOUT5

C5[11:4]

C5[3:0],

C6[11:8]

C6[7:0]

C7[11:4]

C7[3:0],

C8[11:8]

C8[7:0]

C9[11:4]

C9[3:0],

0000

C1[13:6]

C1[5:0],

DOUT6

D0[11:4]

D0[3:0],

D1[11:8]

D1[7:0]

D2[11:4]

D2[3:0],

D3[11:8]

D3[7:0]

D4[11:4]

D4[3:0],

0000

D0[13:6]

D0[5:0],

DOUT7

D5[11:4]

D5[3:0],

D6[11:8]

D6[7:0]

D7[11:4]

D7[3:0],

D8[11:8]

D8[7:0]

D9[11:4]

D9[3:0],

0000

D1[13:6]

D1[5:0],

www.ti.com

ADC34RF55

SBAS988 – NOVEMBER 2023

Submit Document Feedback

Product Folder Links: ADC34RF55

ADC34RF52 Datasheet(PDF) 45 Page - Texas Instruments

ADC34RF52 Datasheet(HTML) 45 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL