TLV1811 datasheet(14/46 Pages) TI1

14 / 46 page

The Rail-to-Rail input does have an ESD clamp to the V+supply line and therefore the input voltage must not

exceed the supply voltages by more than 200mV. It is not recommended to apply signals to the rail to rail inputs

with no supply voltage.

8.4.1.2 ESD Protection

The TLV181x open-drain output ESD protection consists of a snapback ESD clamp between the output and V- to

allow the output to be pulled above V+ to a maximum of 40 V. There is no "upper" ESD clamp diode between the

output and V+ on the open-drain output. There is a "lower" clamp between V- and the output.

The TLV182x push-pull output ESD protection contains a conventional diode-type "upper" ESD clamp between

the output and V+, and a "lower" ESD clamp between the output and V-. The output must not exceed the supply

rails by more than 200mV.

If the inputs are to be connected to a low impedance source, such as a power supply or buffered reference line,

TI recommends adding a current-limiting resistor in series with the input to limit any currents when the clamps

conduct. The current must be limited 10 mA or less, though TI recommends limitng the current to 1mA or less.

This series resistance may be part of any resistive input dividers or networks.

8.4.1.3 Unused Inputs

If a channel is not to be used, DO NOT tie the inputs together. Due to the high equivalent bandwidth and low

offset voltage, tying the inputs directly together may cause high frequency chatter as the device triggers on it's

own internal wideband noise. Instead, the inputs must be tied to any available voltage that resides within the

specified input voltage range and provides a minimum of 50 mV differential voltage. For example, one input can

be grounded and the other input connected to a reference voltage, or even V+ (as long as the input is directly

connected to the V+ pin to avoid transients).

8.4.2 Outputs

8.4.2.1 TLV181x Push-Pull Output

The TLV181x features a push-pull output stage capable of both sinking and sourcing current. This allows driving

loads such as LED's and MOSFET gates, as well as eliminating the need for a power-wasting external pull-up

resistor. The push-pull output must never be connected to another output.

Directly shorting the output to the opposite supply rail (V+ when output "low" or V- when output "High") can

result in thermal runaway and eventual device destruction at high (>12 V) supply voltages. If output shorts are

possible, a series current limiting resistor is recommended to limit the power dissipation.

Unused push-pull outputs mustbe left floating, and never tied to a supply, ground, or another output.

8.4.2.2 TLV182x Open-Drain Output

The TLV182x features an open-drain (also commonly called open collector) sinking-only output stage enabling

the output logic levels to be pulled up to an external voltage from 0 V up to 40 V, independent of the comparator

supply voltage (V+). The open-drain output allows logical OR'ing of multiple open drain outputs and logic level

translation. TI recommends setting the pull-up resistor current to between 100uA and 1mA. Lower value pull-up

resistor values will help increase the rising edge rise-time, but at the expense of increasing VOL and higher

power dissipation. The rise-time is dependent on the time constant of the total pull-up resistance and total load

capacitance. Large value pull-up resistors (>1 MΩ) will create an exponential rising edge due to the output RC

time constant and increase the rise-time.

Directly shorting the output to V+ can result in thermal runaway and eventual device destruction at high (>12 V)

pull-up voltages. If output shorts are possible, a series current limiting resistor is recommended to limit the power

dissipation.

Unused open drain outputs may be left floating, or may be tied to the V- pin if floating pins are not desired.

8.4.3 Power-On Reset (POR)

The TLV18xx family has an internal Power-on-Reset (POR) circuit for known start-up or power-down conditions.

While the power supply (V+) is ramping up or ramping down, the POR circuitry will be activated for up to 200 µs

after the minimum supply voltage threshold of 2.4 V is crossed, or immediately when the supply voltage drops

TLV1811, TLV1821, TLV1812, TLV1822, TLV1814, TLV1824

SNOSDC8C – SEPTEMBER 2022 – REVISED SEPTEMBER 2023

www.ti.com

Submit Document Feedback

Product Folder Links: TLV1811 TLV1821 TLV1812 TLV1822 TLV1814 TLV1824

TLV1811 Datasheet(PDF) 14 Page - Texas Instruments

TLV1811 Datasheet(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL