M500000009 datasheet(31/63 Pages) AMD

31 / 63 page

Am50DL128CG

November 7, 2002

P R E L I M I NARY

Table 11.

Am29DL640G Command Definitions

Legend:

X = Don’t care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses

latch on the falling edge of the WE# or CE#f pulse, whichever happens

later.

PD = Data to be programmed at location PA. Data latches on the rising

edge of WE# or CE#f pulse, whichever happens first.

SADD = Address of the sector to be verified (in autoselect mode) or

erased. Address bits A21–A12 uniquely select any sector. Refer to

Table 2 for information on sector addresses.

BA = Address of the bank that is being switched to autoselect mode, is

in bypass mode, or is being erased. Address bits A21–A19 select a

bank. Refer to Table 3 for information on sector addresses.

Notes:

See Tables 1 for description of bus operations.

All values are in hexadecimal.

Except for the read cycle and the fourth cycle of the autoselect

command sequence, all bus cycles are write cycles.

Data bits DQ15–DQ8 are don’t care in command sequences,

except for RD and PD.

Unless otherwise noted, address bits A21–A12 are don’t cares for

unlock and command cycles, unless SADD or PA is required.

No unlock or command cycles required when bank is reading

array data.

The Reset command is required to return to the read mode (or to

the erase-suspend-read mode if previously in Erase Suspend)

when a bank is in the autoselect mode, or if DQ5 goes high (while

the bank is providing status information).

The fourth cycle of the autoselect command sequence is a read

cycle. The system must provide the bank address to obtain the

manufacturer ID, device ID, or SecSi Sector factory protect

information. Data bits DQ15–DQ8 are don’t care. See the

Autoselect Command Sequence section for more information.

The device ID must be read across the fourth, fifth, and sixth

cycles.

10. The data is 80h for factory locked and 00h for not factory locked.

11. The data is 00h for an unprotected sector/sector block and 01h

for a protected sector/sector block.

12. The Unlock Bypass command is required prior to the Unlock

Bypass Program command.

13. The Unlock Bypass Reset command is required to return to the

read mode when the bank is in the unlock bypass mode.

14. The system may read and program in non-erasing sectors, or

enter the autoselect mode, when in the Erase Suspend mode.

The Erase Suspend command is valid only during a sector erase

operation, and requires the bank address.

15. The Erase Resume command is valid only during the Erase

Suspend mode, and requires the bank address.

16. Command is valid when device is ready to read array data or when

device is in autoselect mode.

Command

Sequence

(Note 1)

Bus Cycles (Notes 2–5)

First

Second

Third

Fourth

Fifth

Sixth

Addr

Data

Addr

Data

Addr

Data

Addr

Data

Addr

Data

Addr

Data

Read (Note 6)

Reset (Note 7)

XXX

Manufacturer ID

Word

555

2AA

(BA)555

(BA)X00

Device ID (Note 9)

Word

555

2AA

(BA)555

(BA)X01

(BA)X0E

(BA)X0F

SecSi Sector Factory

Protect (Note 10)

Word

555

2AA

(BA)555

(BA)X03 80/00

Sector/Sector Block

Protect Verify

(Note 11)

Word

555

2AA

(BA)555

(SADD)

X02

00/01

Enter SecSi Sector Region

Word

555

2AA

555

Exit SecSi Sector Region

Word

555

2AA

555

XXX

Program

Word

555

2AA

555

Unlock Bypass

Word

555

2AA

555

Unlock Bypass Program (Note 12)

XXX

Unlock Bypass Reset (Note 13)

XXX

Chip Erase

Word

555

2AA

555

2AA

555

Sector Erase

Word

555

2AA

555

2AA

SADD

Erase Suspend (Note 14)

Erase Resume (Note 15)

CFI Query (Note 16)

Word

M500000009 Datasheet(PDF) 31 Page - Advanced Micro Devices

M500000009 Datasheet(HTML) 31 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

Datasheet Download

Link URL