TMS320C6421 datasheet(100/227 Pages) TI

100 / 227 page

www.ti.com

TMS320C6421

Fixed-Point Digital Signal Processor

SPRS346B – JANUARY 2007 – REVISED APRIL 2007

Table 3-31 and Table 3-32 provide a different view of the Serial Port Block. Table 3-31 shows the Serial

Port Sub-Block 0 function based on PINMUX1.SPBK0 setting. Table 3-32 shows the Serial Port Sub-Block

1 function based on PINMUX1.SPBK1 setting. These selection options are also shown pictorially in

Figure 3-10.

Table 3-31. Serial Port Sub-Block 0 Function Selection

PINMUX1.SPBK0

BLOCK FUNCTION

RESULTING PIN FUNCTIONS

GPIO (6) (default)

GPIO: GP[104:99]

McBSP0

McBSP0: CLKX0, FSX0, DX0, CLKR0, FSR0, DR0

McASP0: ACLKR0, AFSR0, AHCLKR0, AXR0[3],

McASP0 Receive, 3 Serializers

AXR0[2], AXR0[1]

Reserved

Table 3-32. Serial Port Sub-Block 1 Function Selection

PINMUX1.SPBK1

BLOCK FUNCTION

RESULTING PIN FUNCTIONS

GPIO (6) (default)

GPIO: GP[110:105]

Reserved

–

McASP0 Transmit with 1 Serializer and

McASP0: AXR0[0], ACLKX0, AFSX0, AHCLKX0,

Mute Control

AMUTEIN0(1), AMUTE0

Reserved

–

(1)

The input from the AMUTEIN0/GP[109] pin is connected to both the McASP0 and GPIO.

In addition, the VDD3P3V_PWDN.SP field determines the power state of the Serial Port Block pins. The

Serial Port Block pins default to powered down and not operational. To use these pins, user must first

program VDD3P3V_PWDN.SP = 0 to power up the pins. For more details on the VDD3P3V_PWDN.SP

field, see Section 3.2, Power Considerations.

To facilitate McASP0 operation, the input from the AMUTEIN0/GP[109] pin is connected to both the

McASP0 and the GPIO module. Therefore when an external mute event occurs, in addition to notifying the

McASP0, it can also cause an interrupt through the GPIO module.

3.7.3.9 PWM1 Block

This block of 1 pin consists of PWM1 and GPIO muxed pins (GP[4]/PWM1). The PINMUX1.PWM1BK

Table 3-33 summarizes the 1 pin in the PWM1 Block, its multiplexed function, and the PINMUX

configurations to select the corresponding function.

Table 3-33. PWM1 Block Muxed Pin Selection

MULTIPLEXED FUNCTIONS

SIGNAL

PWM1

GPIO

NAME

FUNCTION

SELECT

FUNCTION

SELECT

GP[4]/PWM1

PWM1

PWM1BK = 1

GP[4]

PWM1BK = 0

Table 3-34 provides a different view of the PWM1 Block pin muxing, showing the PWM1 Block function

based on PINMUX1.PWM1BK setting. The selection options are also shown pictorially in Figure 3-10.

Table 3-34. PWM1 Block Function Selection

PINMUX1.PWM1BK

BLOCK FUNCTION

RESULTING PIN FUNCTIONS

GPIO (1) (default)

GPIO: GP[4]

PWM1

PWM1: PWM1

Device Configurations

100

Submit Documentation Feedback

TMS320C6421 Datasheet(PDF) 100 Page - Texas Instruments

TMS320C6421 Datasheet(HTML) 100 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL