Electronic Components Datasheet Search
  English  ▼

X  

CYPAS211 Datasheet(PDF) 20 Page - Infineon Technologies AG

Part # CYPAS211
Description  EZ-PD™ PAG2S-QZ integrated USB PD and secondary-side QR-ZVS controller
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

CYPAS211 Datasheet(HTML) 20 Page - Infineon Technologies AG

Back Button CYPAS211 Datasheet HTML 16Page - Infineon Technologies AG CYPAS211 Datasheet HTML 17Page - Infineon Technologies AG CYPAS211 Datasheet HTML 18Page - Infineon Technologies AG CYPAS211 Datasheet HTML 19Page - Infineon Technologies AG CYPAS211 Datasheet HTML 20Page - Infineon Technologies AG CYPAS211 Datasheet HTML 21Page - Infineon Technologies AG CYPAS211 Datasheet HTML 22Page - Infineon Technologies AG CYPAS211 Datasheet HTML 23Page - Infineon Technologies AG CYPAS211 Datasheet HTML 24Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 31 page
background image
Datasheet
20
002-37216 Rev. *B
2023-10-10
EZ-PD™ PAG2S-QZ integrated USB PD and secondary-side QR-ZVS
controller
Electrical specifications
SWD
F_SWDCLK1
All VDDD
–
–
14
MHz
–
T_SWDI_SETUP
T = 1/f SWDCLK
0.25 × T
–
ns
T_SWDI_HOLD
T_SWDO_VALID
–
0.50 × T
T_SWDO_HOLD
1
–
ILO / IMO / POR
FIMO
IMO frequency
2436
48MHz
–
IMO_STL
IMO settling time when the trim
register is changed
––
200
ns
25°C TA, all VDDD,
48 MHz  FIMO 
24 MHz
FCPU
CPU input frequency
48
MHz
–
FILO
ILO frequency
1540
80kHz
SR_POWER_UP
Power supply slew rate during
power up
–
–
67
V/ms
FIMOTOL
Frequency variation at
24 MHz and 48 MHz (trimmed) –2
2
%
TSTARTIMO
IMO start-up time
–
7µs
–
TSTARTILO1
ILO start-up time
2
ms
EXTCLKFREQ
External clock input frequency
16
MHz
EXTCLKDUTY
Duty cycle; measured at VDD/2 45
55
%
TCLKSWITCH
System clock source switching
time
34
Perio
ds
VRISEIPOR
Power-on-reset (POR) rising
trip voltage
0.72
1.5
V
VFALLIPOR
POR falling trip voltage
0.62
1.4
VDDD_BOD
Brown-out detect (BOD) trip
voltage active/ sleep modes
2.34
3
VCCD_BOD
1.64
2
VCCD_BOD_DPSLP
1.1
2
Timer
SYS_TIM_RES
Sys timer resolution
–
16
–bits
–
WDT_RES
WDT resolution
16
TCPWM
TCPWMFREQ
Operating frequency
–
–
Fc
MHz
Fc max = CLK_SYS
TPWMEXT
Output trigger pulse widths
2/Fc
–ns
Minimum possible
width of overflow,
underflow, and CC
(counter equals
compare value)
outputs
TCRES
Resolution of counter
1/Fc
Minimum time
between successive
counts
PWMRES
PWM resolution
Minimumpulsewidth
of PWM output
Table 5
Functional block specifications (continued)
Parameter
Description
Min
Typ
Max
Unit
Details / conditions



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com