Electronic Components Datasheet Search
  English  ▼

X  

PCD5041 Datasheet(PDF) 6 Page - NXP Semiconductors

Part # PCD5041
Description  DECT burst mode controller
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCD5041 Datasheet(HTML) 6 Page - NXP Semiconductors

Back Button PCD5041 Datasheet HTML 2Page - NXP Semiconductors PCD5041 Datasheet HTML 3Page - NXP Semiconductors PCD5041 Datasheet HTML 4Page - NXP Semiconductors PCD5041 Datasheet HTML 5Page - NXP Semiconductors PCD5041 Datasheet HTML 6Page - NXP Semiconductors PCD5041 Datasheet HTML 7Page - NXP Semiconductors PCD5041 Datasheet HTML 8Page - NXP Semiconductors PCD5041 Datasheet HTML 9Page - NXP Semiconductors PCD5041 Datasheet HTML 10Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
1996 Oct 31
6
Philips Semiconductors
Objective specification
DECT burst mode controller
PCD5041
Notes
1. Un-referenced pins for the LQFP80 package are not connected. FS3, FS4 and the comparator signals are only
available in the LQFP80 package.
2. All signals which are input or I/O, and which can be floating, need to be pulled up to VDD or down to VSS in order to
protect the device against cross-currents. Exceptions are VREF and RSSI_AN, which do not have to be protected.
R_ENABLE
54
64
O
receiver enable (active LOW)
R_POWER_DWN
55
65
O
receiver power-down
COMP_NE
66
I
digital input comparator not_enable (active LOW)
SLICE_CTR
56
67
O
slice time constant control
COMP_OUT
68
O
digital comparator output
VDD3
57
69
P
positive supply 3
VSS5
58
70
P
negative supply 5
COMP_INM
71
I
analog comparator input negative
VREF
59
72
I
reference input for the A/D converter
COMP_INP
73
I
analog input positive
VDD(RAM)
60
74
P
power supply for data RAM
SYNCPORT
61
76
I/O
in the base station the signal is the SYNCPORT
RESET
62
77
I
BMC master reset signal
MEM_SEL
63
78
I
selects PCC program memory at microcontroller interface
EN_WATCHDOG
64
79
I
enable watchdog input; when HIGH, the watchdog timer of
the BMC is enabled
SYMBOL
PIN
TYPE(2)
DESCRIPTION
QFP64
LQFP80(1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com