Electronic Components Datasheet Search
  English  ▼

X  

ACT41000 Datasheet(PDF) 54 Page - Qorvo, Inc

Part # ACT41000
Description  Programmable Voltage, Programmable Current, Low Noise RFPoL Step-Down Voltage Regulator
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  QORVO [Qorvo, Inc]
Direct Link  https://www.qorvo.com/
Logo QORVO - Qorvo, Inc

ACT41000 Datasheet(HTML) 54 Page - Qorvo, Inc

Back Button ACT41000 Datasheet HTML 50Page - Qorvo, Inc ACT41000 Datasheet HTML 51Page - Qorvo, Inc ACT41000 Datasheet HTML 52Page - Qorvo, Inc ACT41000 Datasheet HTML 53Page - Qorvo, Inc ACT41000 Datasheet HTML 54Page - Qorvo, Inc ACT41000 Datasheet HTML 55Page - Qorvo, Inc ACT41000 Datasheet HTML 56Page - Qorvo, Inc ACT41000 Datasheet HTML 57Page - Qorvo, Inc ACT41000 Datasheet HTML 58Page - Qorvo, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 72 page
background image
ACT41000
Programmable Voltage, Programmable Current, Low Noise
RFPoL Step-Down Voltage Regulator
and Reg02. For example, Setting the Reg07[5] bit makes no interrupt event even though an over-voltage happened at the
Reg02[5] bit. See Interrupt Output.
When the Reg08[5] "Mask All" bit is 1, all Reg06 and Reg07 bits are overridden to 1 internally regardless of
register values there.
Table 13. Register 0x06
Bit #
Bit(s) Name
Def
Description
7
Mask Main-buck in CC/CV
0
1: mask bit 7 of Reg01
0: (no-mask)
6
0
(un-used bit)
5
Mask Out of Range, SYNC Input
0
1: mask bit 5 of Reg01
0: (no-mask)
4
Mask Out of Range, RFREQ
0
1: mask bit 4 of Reg01
0: (no-mask)
3
Mask TSD(HARD) Event
0
1: mask bit 3 of Reg01
0: (no-mask)
2
Mask TSD(SOFT) Event
0
1: mask bit 2 of Reg01
0: (no-mask)
1
0
(un-used bit)
0
Mask VIT(OVLO) Event
0
1: mask bit 0 of Reg01
0: (no-mask)
Table 14. Register 0x07
Bit #
Bit(s) Name
Def
Description
7
0
(un-used bit)
6
Mask Main-buck Over-current
Event
0
1: mask bit 6 of Reg02
0: (no-mask)
5
Mask VOVP Event
0
1: mask bit 5 of Reg02
0: (no-mask)
4
Mask VUVP(CV) or VUVP(CC) Event
0
1: mask bit 4 of Reg02
0: (no-mask)
3
Mask AUX LDO Under-voltage
0
1: mask bit 3 of Reg02
0: (no-mask)
2
Mask IOCP(V5V) Event
0
1: mask bit 2 of Reg02
0: (no-mask)
1
Mask VOVP(V5V) Event
0
1: mask bit 1 of Reg02
0: (no-mask)
0
Mask VUVP(V5V) Event
0
1: mask bit 0 of Reg02
0: (no-mask)
ACT41000 Data Sheet, Rev. B, 01-Apr-2022
Subject to change without notice
54
www.qorvo.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com