Electronic Components Datasheet Search
  English  ▼

X  

TSL2584TSVM Datasheet(PDF) 18 Page - OSRAM GmbH

Part # TSL2584TSVM
Description  Light-to-Digital Device
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  OSRAM [OSRAM GmbH]
Direct Link  http://www.osram.com
Logo OSRAM - OSRAM GmbH

TSL2584TSVM Datasheet(HTML) 18 Page - OSRAM GmbH

Back Button TSL2584TSVM Datasheet HTML 14Page - OSRAM GmbH TSL2584TSVM Datasheet HTML 15Page - OSRAM GmbH TSL2584TSVM Datasheet HTML 16Page - OSRAM GmbH TSL2584TSVM Datasheet HTML 17Page - OSRAM GmbH TSL2584TSVM Datasheet HTML 18Page - OSRAM GmbH TSL2584TSVM Datasheet HTML 19Page - OSRAM GmbH TSL2584TSVM Datasheet HTML 20Page - OSRAM GmbH TSL2584TSVM Datasheet HTML 21Page - OSRAM GmbH TSL2584TSVM Datasheet HTML 22Page - OSRAM GmbH Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 34 page
background image
ams Datasheet
Page 17
[v1-08] 2017-Aug-28
Document Feedback
TSL2584TSV − Register Description
Interrupt Register (02h)
The Interrupt Register controls the extensive interrupt
capabilities of the device. The open-drain interrupt pin is active
low and requires a pull-up resistor to VDD in order to pull high
in the inactive state. The Interrupt Register provides control
over when a meaningful interrupt will occur. The concept of a
meaningful change can be defined by the user both in terms of
light intensity and time, or persistence of that change in
intensity. The value must cross the threshold (as configured in
the Threshold Registers 03h through 06h) and persist for some
period of time as outlined in Figure 19.
When a level Interrupt is selected, an interrupt is generated
whenever the last conversion results in a value outside of the
programmed threshold window. The interrupt is active-low and
remains asserted until cleared by writing an 11 in the
TRANSACTION field in the COMMAND register.
Figure 19:
Interrupt Control Register
Note(s):
1. Interrupts are based on the value of Channel 0 only.
2. Use this bit to isolate a particular condition when the sensor is continuously integrating.
76
5
4
3
2
1
0
Reserved
INTR_STOP
INTR
PERSIST
Field
Bits
Description (Reset = 00h)
Reserved
7
Reserved. Write as 0.
INTR_STOP (2)
6
Stop ADC Integration on Interrupt. When high, ADC integration will stop
once an interrupt is asserted. To resume operation (1) de-assert ADC_EN
using CONTROL register, (2) clear interrupt using COMMAND register, and (3)
re-assert ADC_EN using CONTROL register.
INTR
5:4
INTR Control Select. This field determines mode of interrupt logic according
to Figure 20, below.
PERSIST
3:0
Interrupt Persistence. Controls rate of interrupts to the host processor as
shown in Figure 21, below.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com